Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate
2005-01-11
2005-01-11
Fleming, Fritz (Department: 2182)
Electrical computers and digital processing systems: processing
Processing control
Instruction modification based on condition
C712S221000, C712S223000, C712S227000, C712S233000, C712S234000
Reexamination Certificate
active
06842852
ABSTRACT:
An execution control instruction is applied to an information processor of the type processing instructions by pipelining to suppress the occurrence of branch hazard. The execution control instruction contains: a condition field for specifying an execution condition; and an instruction-specifying field for defining, in binary code, the number of instructions to be executed only conditionally. In response to the execution control instruction, a nullification controller decides, based on control flags provided from an arithmetic logic unit, whether or not the execution condition specified by the condition field is satisfied. And based on the outcome of this decision, the controller determines whether or not that number of instructions, which has been defined by the instruction-specifying field for instructions succeeding the execution control instruction, should be nullified. If the controller has determined that the specified number of succeeding instructions should be nullified since the execution condition is not met, then the controller asserts a nullification signal to be supplied to the arithmetic logic unit. In this manner, a large number of succeeding instructions are executable conditionally using an execution control instruction of a short word length.
REFERENCES:
patent: 4514804 (1985-04-01), Kimoto
patent: 5371862 (1994-12-01), Suzuki et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5724565 (1998-03-01), Dubey et al.
patent: 5815695 (1998-09-01), James et al.
patent: 5930158 (1999-07-01), Hoge
patent: 0 992 891 (2000-04-01), None
patent: 62-262140 (1987-11-01), None
patent: 4-369727 (1992-12-01), None
patent: 7-175650 (1995-07-01), None
patent: 7-253882 (1995-10-01), None
patent: 10-49368 (1998-02-01), None
patent: WO 9901814 (1999-01-01), None
Enterprise Systems Architecture/390 Principles of Operation, IBM, 1990, Chapter 7, pp. 7-1 to 7-22 and Appendix A, pp. A-6 to A-13.*
Branch with Execute and Skip Instruction, Research Disclosure, Kenneth Mason Publications, Emsworth, GB, No. 328, Aug. 1, 1991, p. 614, XP000217925.
David A. Patterson et al., “Computer Organization & Design: the hardware/software interface”, Morgan Kaufmann Publishers, Inc., pp. 496-504, 1998.
Okamoto Minoru
Yamasaki Masayuki
Fleming Fritz
Knapp Justin
McDermott Will & Emery LLP
LandOfFree
System and method for controlling conditional branching... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for controlling conditional branching..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for controlling conditional branching... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3386992