Electrical computers and digital data processing systems: input/ – Intrasystem connection
Reexamination Certificate
1999-06-03
2002-07-23
Dharia, Rupal (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
C710S062000, C710S300000, C710S305000, C324S071100, C324S525000, C324S713000, C326S030000, C326S082000, C326S086000, C326S090000
Reexamination Certificate
active
06425025
ABSTRACT:
BACKGROUND
The disclosures herein relate in general to information processing systems and in particular to a system and method for connecting electronic circuitry in a computer system.
A small computer system interface (“SCSI”) bus is one technique for communicating information and signals (e.g. interfacing or bridging) between a central processing unit (“CPU”) and other devices (e.g. hard drives). A SCSI bus can include terminators and connectors. The portion of a SCSI bus between terminators forms a bus path.
If a portion of the SCSI bus is not bounded by terminators, such portion forms a stub. According to the SCSI specification, the maximum physical length of a stub is restricted to 0.1 meter. Such a restriction imposes limits on bus routing, and on the placement of terminators and connectors.
Accordingly, a need has arisen for a system and method for connecting electronic circuitry in a computer system, in which various shortcomings of previous techniques are overcome. More particularly, a need has arisen for a system and method for connecting electronic circuitry in a computer system, in which fewer limits are imposed on bus routing, and on the placement of terminators and connectors.
SUMMARY
One embodiment, accordingly, provides for a bus that includes at least a pair of terminators interposed between a pair of connectors. A first one of the terminators is located within a predetermined distance from a first one of the connectors. A second one of the terminators is located within the predetermined distance from a second one of the connectors. The second terminator is selectively disabled in response t
6
the second terminator being interposed between the first terminator and a third terminator of the bus.
A principal advantage of this embodiment is that (a) various shortcomings of previous techniques are overcome, and (b) fewer limits are imposed on bus routing, and on the placement of terminators and connectors.
REFERENCES:
patent: 4748426 (1988-05-01), Stewart
patent: 4841232 (1989-06-01), Graham et al.
patent: 5099137 (1992-03-01), Lattin, Jr.
patent: 5313595 (1994-05-01), Lewis et al.
patent: 5434516 (1995-07-01), Kosco
patent: 5467453 (1995-11-01), Kocis
patent: 5473264 (1995-12-01), Mader et al.
patent: 5510701 (1996-04-01), Samela et al.
patent: 5536176 (1996-07-01), Borchew et al.
patent: 5550990 (1996-08-01), Keener et al.
patent: 5553250 (1996-09-01), Miyagawa et al.
patent: 5583448 (1996-12-01), Corder et al.
patent: 5613074 (1997-03-01), Galloway
patent: 5680555 (1997-10-01), Bodo et al.
patent: 5706447 (1998-01-01), Vivio
patent: 5721497 (1998-02-01), Novak
patent: 5768622 (1998-06-01), Lory et al.
patent: 6041373 (2000-03-01), Pham
Dell USA L.P.
Dharia Rupal
Haynes and Boone LLP
LandOfFree
System and method for connecting electronic circuitry in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for connecting electronic circuitry in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for connecting electronic circuitry in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2903834