Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate
1999-10-29
2003-07-22
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Correction for skew, phase, or rate
C713S503000, C714S744000, C370S389000, C370S516000, C370S912000
Reexamination Certificate
active
06598172
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention pertains to a method and device for compensating for clock drift in a coordinated computer system. More specifically, a method and device are provided for adjusting the decoding rate of encoded digital data to compensate for a mismatch between the clock of the device that is providing the data and the clock of the device that is decoding and rendering the data in a digital data transmission system.
In systems where digital data is encoded by an encoder, transmitted in packets of digital data, and decoded by a receiver, the encoder may receive data that includes digital samples of analog signals. Each digital sample may be a specific size (for example, 16 bits). A sampling rate represents the number of samples taken per unit of time (e.g., seconds, milliseconds). The encoder groups the samples into packets for transmission to a decoder.
The encoder places time stamp data in headers of the packets. The time stamp data represents the value of the encoder clock at various intervals, so that the decoding and encoding can be synchronized. In hardware decoders (for example, set-top boxes) the clock values represented in the time stamps are used to synchronize the decoder clock with the clock used to encode the data. Different time stamps may be used, for example, to indicate presentation time (the time at which a packet should be rendered (played), decode time (the time at which a packet should be decoded), and the reference value of the encoder system clock (at the time the data packet is created)). These time stamps are known as presentation time stamps (PTS), decoding time stamps (DTS), and system clock references (SCR).
In hardware decoder systems, the SCRs are used to synthesize a clock for the decoder, as described in Generic Coding of Moving Pictures and Associated Audio: Systems, Recommendation H.222.0, ISO/IEC 13818-1, Apr. 25, 1995 (“MPEG 2 Specification”). Since the SCRs are the values of the encoder clock at various intervals, by adopting these values as the decoder clock, the encoder and decoder clocks are synchronized. This may be done, for example, with a phase lock loop. If the synthesized decoder clock and the encoder clock begin to become unsynchronized, the decoder clock is adjusted via the phase lock loop, which provides a negative feedback to the decoder clock. Since the decoder clock is a synthesized clock, and not simply a direct crystal clock input, it can be adjusted in this manner.
In systems that do not have a synthesized clock, however, this method of synchronization cannot be used. This may occur, for example, in a personal computer system employing an audio card to decode digital audio signals. Since many different components of personal computers may have their own clocks, there is no synthesized clock present in the system. Audio cards generally each contain their own crystal clocks, which cannot be adjusted to accomplish synchronization with another clock. Another method, for example a software method, is therefore needed to compensate for the fact that the encoder clock and the decoder clock in, for example, a personal computer system, may not be synchronized.
SUMMARY OF THE INVENTION
In one embodiment of the present invention, a method and device are provided for compensating for clock skew in a coordinated computer system adapted to transmit a series of digital data packets—each digital data packet including a digital data sample—from an encoder to a decoder, comprising calculating a drift metric to represent the clock skew between an encoder clock and a decoder clock; modifying a time stamp of a digital data packet based on the drift. metric; and performing a sample rate conversion to adjust the playback rate of digital data.
REFERENCES:
patent: 5386493 (1995-01-01), Degen et al.
patent: 5596420 (1997-01-01), Daum
patent: 5652627 (1997-07-01), Allen
patent: 5699392 (1997-12-01), Dokic
patent: 5875354 (1999-02-01), Charlton et al.
patent: 5896524 (1999-04-01), Halstead, Jr. et al.
patent: 6208643 (2001-03-01), Dieterich et al.
patent: 6327274 (2001-12-01), Ravikanth
patent: 6356871 (2002-03-01), Hemkumar et al.
patent: 2001/0043621 (2001-11-01), Anderson et al.
Ronald E. Crochiere & Lawrence R. Rabiner, “Multirate Digital Signal Processing”, (Alan V. Oppenheim, Series Editor) Prentice-Hall, Inc. Signal Processing Series, 1983.
“Information Technology—Generic Coding of Moving Pictures and Associated Audio: Systems, Recommendation H.222.0”, ISO/IEC 13818-1, N0801 rev., Apr. 25, 1995.
Marshall Robert A.
VanDeusen Mark P.
Intel Corporation
Patel Nitin
LandOfFree
System and method for clock skew compensation between... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for clock skew compensation between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for clock skew compensation between... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3104623