Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral monitoring
Reexamination Certificate
1999-10-01
2001-10-02
Etienne, Ario (Department: 2155)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral monitoring
C710S016000, C710S120000, C710S240000
Reexamination Certificate
active
06298394
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a circuit for the capturing information on an interconnect. In particular, but not exclusively, the interconnect may be a bus in an integrated circuit.
BACKGROUND TO THE PRESENT INVENTION
Integrated circuits are often provided with debug circuitry which allows the integrated circuit to be debugged. The integrated circuit usually comprises a bus and a plurality of modules connected to the bus which put packets onto the bus. The debug circuitry is one of these modules. The modules also usually include a CPU. In order to operate, the debug circuitry is arranged to receive information from an external tool, put that information onto the bus and to check the response to that information or to output the response to the external tool. The debug circuitry can also carry out internal checks within the integrated circuit.
SUMMARY OF THE INVENTION
It is an aim of embodiments of the present invention to provide a way of capturing information on an interconnect.
According to one aspect of the present invention, there is provided a circuit for use in a system comprising a plurality of modules connected to an interconnect, said modules being arranged to put information onto said interconnect, said circuit comprising circuitry for determining if information on the interconnect satisfies one or more conditions; and circuitry for storing at least part of the information which satisfies the one or more conditions.
According to a second aspect of the present invention, there is provided an integrated circuit comprising an interconnect a plurality of modules connected to an interconnect, said modules being arranged to put information onto said interconnect, said circuit comprising circuitry for determining if information on the interconnect satisfies one or more conditions; and circuitry for storing at least part of the information which satisfies the one or more conditions.
According to a third aspect of the present invention, there is provided a method comprising the steps of monitoring information on an interconnect, the information being put onto the interconnect by one or modules; determining if the information on an interconnect satisfies one or more conditions; and storing at least part of the information satisfying the one or more conditions.
REFERENCES:
patent: 4503495 (1985-03-01), Boudreau
patent: 4607348 (1986-08-01), Sheth
patent: 4803614 (1989-02-01), Banba et al.
patent: 4814981 (1989-03-01), Rubinfeld
patent: 4965793 (1990-10-01), Polzin et al.
patent: 5251311 (1993-10-01), Kasai
patent: 5386565 (1995-01-01), Tanaka et al.
patent: 5423050 (1995-06-01), Taylor et al.
patent: 5434804 (1995-07-01), Bock et al.
patent: 5440705 (1995-08-01), Wang et al.
patent: 5448576 (1995-09-01), Russell
patent: 5452432 (1995-09-01), Macachor
patent: 5455936 (1995-10-01), Maemura
patent: 5479652 (1995-12-01), Dreyer et al.
patent: 5483518 (1996-01-01), Whetsel
patent: 5488688 (1996-01-01), Gonzales et al.
patent: 5530965 (1996-06-01), Kawasaki et al.
patent: 5570375 (1996-10-01), Tsai et al.
patent: 5590354 (1996-12-01), Klapproth et al.
patent: 5594876 (1997-01-01), Getzlaff et al.
patent: 5596734 (1997-01-01), Ferra
patent: 5598551 (1997-01-01), Barajas et al.
patent: 5608881 (1997-03-01), Masumura et al.
patent: 5613153 (1997-03-01), Arimilli et al.
patent: 5627842 (1997-05-01), Brown et al.
patent: 5657273 (1997-08-01), Ayukawa et al.
patent: 5682545 (1997-10-01), Kawasaki et al.
patent: 5704034 (1997-12-01), Circello
patent: 5708773 (1998-01-01), Jeppesen, III et al.
patent: 5724549 (1998-03-01), Selgas et al.
patent: 5732094 (1998-03-01), Petersen et al.
patent: 5737516 (1998-04-01), Circello et al.
patent: 5751621 (1998-05-01), Arakawa
patent: 5765190 (1998-06-01), Circello et al.
patent: 5768152 (1998-06-01), Battaline et al.
patent: 5771240 (1998-06-01), Tobin et al.
patent: 5774701 (1998-06-01), Matsui et al.
patent: 5778237 (1998-07-01), Yamamoto et al.
patent: 5781558 (1998-07-01), Inglis et al.
patent: 5796978 (1998-08-01), Yoshioka et al.
patent: 5809027 (1998-09-01), Kim et al.
patent: 5828825 (1998-10-01), Eskandari et al.
patent: 5832248 (1998-11-01), Kishi et al.
patent: 5835963 (1998-11-01), Yoshioka et al.
patent: 5848247 (1998-12-01), Matsui et al.
patent: 5848264 (1998-12-01), Baird et al.
patent: 5850562 (1998-12-01), Crump et al.
patent: 5860127 (1999-01-01), Shimazaki et al.
patent: 5862387 (1999-01-01), Songer et al.
patent: 5867726 (1999-02-01), Ohsuga et al.
patent: 5884092 (1999-03-01), Kiuchi et al.
patent: 5896550 (1999-04-01), Wehunt et al.
patent: 5918045 (1999-06-01), Nishii et al.
patent: 5923673 (1999-07-01), Henrikson
patent: 5930523 (1999-07-01), Kawasaki et al.
patent: 5930833 (1999-07-01), Yoshioka et al.
patent: 5943498 (1999-08-01), Yano et al.
patent: 5944841 (1999-08-01), Christie
patent: 5950012 (1999-09-01), Shiell et al.
patent: 5953538 (1999-09-01), Duncan et al.
patent: 5956477 (1999-09-01), Ranson et al.
patent: 5978874 (1999-11-01), Singhal et al.
patent: 5978902 (1999-11-01), Mann
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 5983017 (1999-11-01), Kemp et al.
patent: 5983379 (1999-11-01), Warren
patent: 6047353 (2000-04-01), Vishlitzky et al.
patent: 6145099 (2000-11-01), Shindou
patent: 0165600B1 (1991-11-01), None
patent: 0636976A1 (1995-02-01), None
patent: 0636976B1 (1995-02-01), None
patent: 0652516A1 (1995-05-01), None
patent: 0702239A2 (1996-03-01), None
patent: 0720092A1 (1996-07-01), None
patent: 0933926A1 (1999-08-01), None
patent: 0945805A1 (1999-09-01), None
patent: 0959411A1 (1999-11-01), None
patent: PCT/JP96/02819 (1996-09-01), None
patent: 8329687A (1996-12-01), None
patent: 8320796A (1996-12-01), None
patent: 9212358A (1997-08-01), None
patent: 9311786A (1997-12-01), None
patent: 10106269A (1998-04-01), None
patent: 10124484A (1998-05-01), None
patent: 10177520A (1998-06-01), None
Richard York; Real Time Debug for System-on-Chip Devices; Jun. 1999; pp. 1-6.
Edwards David A.
Jones Andrew M.
Rich Anthony W.
Etienne Ario
Galanthay Theodore E.
Jorgenson Lisa K.
Munck William A.
STMicroelectronics Ltd.
LandOfFree
System and method for capturing information on an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for capturing information on an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for capturing information on an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2580070