Computer graphics processing and selective visual display system – Computer graphics display memory system – Cache
Reexamination Certificate
2000-12-27
2004-10-05
Tung, Kee M. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Cache
C345S541000, C711S129000, C711S153000
Reexamination Certificate
active
06801208
ABSTRACT:
BACKGROUND
1. Field of the Invention
The invention relates to the field of computer processors and sharing a cache between two operational entities in an integrated processor. More specifically, the invention relates to a system and method for sharing a cache memory between a graphics engine and a processor core in an integrated processor.
2. Background of the Invention
In some popular personal computer designs, a central processing unit (CPU) is coupled to a motherboard and communicates with main memory, disk drives, and other peripherals via a bus. Some personal computer systems are augmented by a graphics controller that is used to take the burden of rendering images off of the CPU. The graphics controller is often a separate add-on card that may be inserted into a slot on the motherboard. The graphics controller includes a specialized graphics engine and dedicated graphics memory that may be referred to as a frame buffer or video memory. In this design, the processor may also be augmented by one or more levels of cache memory which are dedicated to the processor. The cache memory may exist on or off of the die of the processor. In this kind of system, the CPU may access its cache memory and the main memory to process instructions, and the graphics engine may access its dedicated video memory and the main memory to render graphical images. However, in rendering graphics, the graphics engine may need to use memory in addition to the video memory. To do so, the graphics controller accesses the computer's main memory. Accessing the main memory is relatively slow as bus arbitration and relatively slower bus speed when compared to the speed inherent in accessing the dedicated video memory result in increased access time that lowers performance.
REFERENCES:
patent: 4785395 (1988-11-01), Keeley
patent: 5434989 (1995-07-01), Yamaguchi
patent: 5557733 (1996-09-01), Hicok et al.
patent: 5761720 (1998-06-01), Krishnamurthy et al.
patent: 5860158 (1999-01-01), Pai et al.
patent: 5909704 (1999-06-01), Ireland
patent: 5911149 (1999-06-01), Luan et al.
patent: 6038647 (2000-03-01), Shimizu
patent: 6122708 (2000-09-01), Faraboschi et al.
patent: 6161166 (2000-12-01), Doing et al.
patent: 6173367 (2001-01-01), Aleksic et al.
patent: 6223255 (2001-04-01), Argade
patent: 6314490 (2001-11-01), Morein
patent: 6366994 (2002-04-01), Kalyur
patent: 6449692 (2002-09-01), Krueger et al.
patent: 6483516 (2002-11-01), Tischler
patent: 6493800 (2002-12-01), Blumrich
patent: 6665775 (2003-12-01), Maiyuran et al.
Keshava Jagganath
Maiyuran Subramaniam
Palanca Salvador
Pentkovski Vladimir
Tsai Hsin-Chu
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Tung Kee M.
LandOfFree
System and method for cache sharing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for cache sharing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for cache sharing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3311394