Computer graphics processing and selective visual display system – Computer graphics display memory system – Addressing
Reexamination Certificate
2005-07-20
2009-10-06
Tung, Kee M (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Addressing
C345S543000, C345S419000
Reexamination Certificate
active
07598960
ABSTRACT:
A method of storing a digital image in a computer memory includes providing a N-dimensional digital image, defining an offset for each image element (x1, . . . , xN) by the formulaoffset(x1,…,xN)=∑i∑n=1NKxn(i)xni,where i is summed over all bits and n is summed over all dimensions. The coefficient K for the ithbit of the nthdimension is defined asKxn(i)=(∏j=1n-1f(xj,2i+1,sxj))2i(∏j=n+1Nf(xj,2i,sxj)),where xjis the jthdimension, f(x,G,sxj)=min(G,sxj−└x┘G) G is a power of2,sxjrepresents the size associated with a given dimension, and └x┘G=x−x mod G. Image elements are stored in the computer memory in an order defined by the offset of each image element.
REFERENCES:
patent: 6512517 (2003-01-01), Knittel et al.
patent: 7133041 (2006-11-01), Kaufman et al.
patent: 7421136 (2008-09-01), Sirohey et al.
patent: 2004/0136602 (2004-07-01), Nagaraj et al.
“Is Morton layout competitive for large two-dimensional arrays?”, Thiyagalingam et al., 8th Int'l Euro-Par Conf Proc. (Lecture notes in Computer Science vol. 2400), Springer-Verlag Berlin, Germany 2002, pp. 280-288.
“A framework for high-performance matrix multiplication based on hierarchical abstractions, algorithms and optimized low-level kernels”, Valsalam et al., Concurrency and Computation Practice & Experience, Preprint, vol. 14, No. 10, 2002, pp. 1-36.
“Nonlinear array layouts for hierarchical memory systems”, Chatterjee et al, Conf Proc of 1999 Int'l Conf on Supercomputing, ACM NY, NY, 1999, pp. 444-453.
“An efficient semi-hierarchical array layout”, Drakenberg et al., Proc. Workshop on Interaction Between Compilers and Computer Architectures, 2001, pp. 1-11.
“An address generator for a 3-dimensional pseudo-Hilbert scan in a cuboid region”, Bandoh et al, Proc 1999 International Conference on Kobe, Japan, Oct. 24-28, 1999, Piscataway, NJ, USA, IEEE, US, vol. 1, Oct. 24, 1999, pp. 496-500.
Cathier Pascal
Periaswamy Senthil
Hsu Joni
Siemens Medical Solutions USA , Inc.
Tung Kee M
LandOfFree
System and method for cache-friendly volumetric image memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for cache-friendly volumetric image memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for cache-friendly volumetric image memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4141166