System and method for avoiding attempts to access a...

Details System and method for avoiding attempts to access a... System and method for avoiding attempts to access a...

2005-09-16

2008-09-30

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S189070, C714S723000

Reexamination Certificate

active

07430145

ABSTRACT:
According to one embodiment, a method comprises detecting a defect in a portion of memory. The method further comprises designating the portion of memory as defective, and avoiding attempts to access the portion of memory designated as defective.

REFERENCES:
patent: 5200959 (1993-04-01), Gross et al.
patent: 5805604 (1998-09-01), Nishikawa
patent: 6427188 (2002-07-01), Lyon et al.
patent: 6647464 (2003-11-01), Riedlinger et al.
patent: 2004/0030957 (2004-02-01), Yadavalli et al.
patent: 2004/0085796 (2004-05-01), Tatsumi

Affiliated with

Also associated with

Rating

System and method for avoiding attempts to access a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for avoiding attempts to access a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for avoiding attempts to access a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3965227