Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-02
2005-08-02
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06925621
ABSTRACT:
A system and method for automating a static-timing analysis of an integrated circuit design are provided. A representative system includes a network coupled to a plurality of data storage devices, the data storage devices containing a knowledge base that defines an integrated circuit design; a computer coupled to the network, the computer including logic for receiving information defining an integrated circuit representation from the plurality of data storage devices; and a memory element associated with the computer, the memory element configured to store logic, the logic configured to generate static-timing scripts that reflect a plurality of timing models. A representative method includes the following steps: acquiring circuit information, the circuit information comprising a plurality of functional blocks; identifying a timing model to apply to each of the plurality of functional blocks; defining the hierarchical relationships between each of the plurality of functional blocks; extracting the circuit information responsive to the identifying and defining steps to complete a simulation of each of the plurality of functional blocks; and forwarding the simulation to a static-timing engine.
REFERENCES:
patent: 5452239 (1995-09-01), Dai et al.
patent: 5581473 (1996-12-01), Rusu et al.
patent: 5812416 (1998-09-01), Gupte et al.
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 5983277 (1999-11-01), Heile et al.
patent: 6058252 (2000-05-01), Noll et al.
patent: 6298319 (2001-10-01), Heile et al.
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6496965 (2002-12-01), van Ginneken et al.
patent: 6567967 (2003-05-01), Greidinger et al.
patent: 6629293 (2003-09-01), Chang et al.
patent: 6795951 (2004-09-01), Hathaway et al.
patent: 2002/0073380 (2002-06-01), Cooke et al.
patent: 2002/0147951 (2002-10-01), Nadeau-Dostie et al.
patent: 2003/0115564 (2003-06-01), Chang et al.
patent: 2003/0121013 (2003-06-01), Moon et al.
patent: 2003/0212974 (2003-11-01), Frerichs
Batchelor Dennis B.
Mielke David James
Agilent Technologie,s Inc.
Levin Naum B.
Siek Vuthe
LandOfFree
System and method for applying timing models in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for applying timing models in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for applying timing models in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3504564