Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Particular communication authentication technique
Reexamination Certificate
2004-08-27
2010-06-08
LaForgia, Christian (Department: 2439)
Electrical computers and digital processing systems: support
Multiple computer communication using cryptography
Particular communication authentication technique
C713S190000, C713S193000
Reexamination Certificate
active
07734926
ABSTRACT:
A computing environment maintains the integrity of data stored in system memory. The system has an address bus that comprises a plurality of address lines. The value of at least a portion of the address line is determined by a real page number stored in a page table. The system also comprises an encryption circuit that converts data from plaintext to ciphertext as a function of a key value. A circuit derives the key value as a function of at least a portion of the address line that is set by the real page number.
REFERENCES:
patent: 3668651 (1972-06-01), Hornung
patent: 3742458 (1973-06-01), Inoue et al.
patent: 3827029 (1974-07-01), Schlotterer et al.
patent: 3829840 (1974-08-01), Burk et al.
patent: 4476524 (1984-10-01), Brown et al.
patent: 4613901 (1986-09-01), Gilhousen et al.
patent: 4740916 (1988-04-01), Martin
patent: 4771458 (1988-09-01), Citta et al.
patent: 5058164 (1991-10-01), Elmer et al.
patent: 5081675 (1992-01-01), Kittirutsunetorn
patent: 5224166 (1993-06-01), Hartman, Jr.
patent: 5233616 (1993-08-01), Callander
patent: 5347428 (1994-09-01), Carson et al.
patent: 5377343 (1994-12-01), Yaezawa
patent: 5421006 (1995-05-01), Jablon et al.
patent: 5426750 (1995-06-01), Becker et al.
patent: 5455862 (1995-10-01), Hoskinson
patent: 5634108 (1997-05-01), Freeman
patent: 5638512 (1997-06-01), Osman et al.
patent: 5652793 (1997-07-01), Priem et al.
patent: 5706426 (1998-01-01), Hsu
patent: 5825878 (1998-10-01), Takahashi et al.
patent: 5892826 (1999-04-01), Brown et al.
patent: 5944821 (1999-08-01), Angelo
patent: 6005814 (1999-12-01), Mulholland et al.
patent: 6014443 (2000-01-01), Mochizuki et al.
patent: 6026293 (2000-02-01), Osborn
patent: 6151618 (2000-11-01), Wahbe et al.
patent: 6195752 (2001-02-01), Pfab
patent: 6199163 (2001-03-01), Dumas et al.
patent: 6292892 (2001-09-01), Davis
patent: 6345359 (2002-02-01), Bianco
patent: 6633963 (2003-10-01), Ellison et al.
patent: 6651171 (2003-11-01), England et al.
patent: 6704871 (2004-03-01), Kaplan et al.
patent: 6735673 (2004-05-01), Kever
patent: 6745307 (2004-06-01), McKee
patent: 6778667 (2004-08-01), Bakhle et al.
patent: 6934817 (2005-08-01), Ellison et al.
patent: 7075546 (2006-07-01), Rai et al.
patent: 7107459 (2006-09-01), Caronni et al.
patent: 7111146 (2006-09-01), Anvin
patent: 7117373 (2006-10-01), Trimberger et al.
patent: 7124274 (2006-10-01), Watt et al.
patent: 7124302 (2006-10-01), Ginter et al.
patent: 7139890 (2006-11-01), Moran et al.
patent: 7171566 (2007-01-01), Durrant
patent: 7194627 (2007-03-01), Cheung et al.
patent: 7269742 (2007-09-01), Gammel et al.
patent: 7272832 (2007-09-01), Gardner
patent: 7313705 (2007-12-01), Turkboylari
patent: 7356668 (2008-04-01), Morais et al.
patent: 7444487 (2008-10-01), Ehama et al.
patent: 7444523 (2008-10-01), Morais et al.
patent: 7451288 (2008-11-01), Goettfert et al.
patent: 7526654 (2009-04-01), Charbonneau
patent: 2002/0007456 (2002-01-01), Peinado et al.
patent: 2002/0016846 (2002-02-01), Ono
patent: 2002/0147918 (2002-10-01), Osthoff et al.
patent: 2002/0150243 (2002-10-01), Craft et al.
patent: 2003/0133574 (2003-07-01), Caronni et al.
patent: 2003/0140245 (2003-07-01), Dahan et al.
patent: 2003/0188178 (2003-10-01), Strongin et al.
patent: 2003/0200448 (2003-10-01), Foster et al.
patent: 2004/0151319 (2004-08-01), Proudler
patent: 2006/0047936 (2006-03-01), Morais et al.
patent: 2006/0059553 (2006-03-01), Morais et al.
patent: 2007/0014412 (2007-01-01), Rollins
patent: 2007/0140482 (2007-06-01), Ploog et al.
patent: 0 186 230 (1986-07-01), None
patent: 0 908 810 (1999-04-01), None
patent: WO 98/36517 (1998-08-01), None
patent: WO 00/26791 (2000-05-01), None
Wim Nevelsteen and Bart Preneel, Software Performance of Universal Hash Functions, 1999, EUROCRYPT, LNCS 1592, pp. 24-41.
Black, J. et al., “UMAC: Fast and Secure Message Authentication,”Advances in Cryptology—CRYPTO '99, Lecture Notes in Computer Science, Wiener, M. (ed.), 1999, vol. 1666, 18 pages.
Engler, D. et al., “The Operating System Kernel as a Secure Programmable Machine,”Proceedings of the 6thWorkshop on ACM SIGOPS European Workshop: Matching Operating Systems to Application Needs, Wadern, Germany, 1994, 62-67.
Halevi, S. et al., “A Tweakable Enciphering Mode,”Advances in Cryptology—CRYPTO '03, Lecture Notes in Computer Science, Boneh, D. (ed.), 2003, vol. 2729, 33 pages.
Jutla, C.S., “Encryption Modes with Almost Free Message Integrity,”Proceedings of the International Conference on the Theory and Application of Cryptographic Techniuqes: Advances in Cryptology, 2001, 15 pages.
Kirovski, D. et al., “Enabling Trusted Software Integrity,”Proceedings of the 10thInternational Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, California, 2002, 108-120.
Lie, D. et al., “Implementing an Untrusted Operating System on Trusted Hardware,”Proceedings of the 19thACM Symposium on Operating Systems Principles, Bolton Landing, New York, 2003, 178-192.
Lie, D. et al., “Architectural Support for Copy and Tamper Resistant Software,”ACM SIGPLAN Notices, 2000, 35(11), 8 pages.
Schroeder, M.D. et al., “A Hardware Architecture for Implementing Protection Rings,”Communications of the ACM, Mar. 1972, 15(3), 157-170.
Suh, G.E. et al., “AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing,”Proceedings of the ICS, San Francisco, California, 2003, 160-171.
Suh, G.E. et al., “Hardware Mechanisms for Memory Integrity Checking,” 2002, 18 pages.
Suh, G. E. et al., “Efficient Memory Integrity Verification and Encryption for Secure Processors,”Proceedings of the 36thInternational Symposium on Microarchitecture, 2003, 1-12.
Wetzel, J. et al., “PowerPC Operating Environment Architecture,” Dec. 2003,Book III, Version 2.01, Table of Contents and pp. 1-119.
Wu, M. et al., “Improving TLB Miss Handling with Page Table Pointer Caches,” Dec. 1997, 10 pages.
Zachary, J. et al., “Bidirectional Mobile Code Trust Management Using Tamper Resistant Hardware,”Mobile Networks and Applications, 2003, 8, 137-143.
“Computer Memory,” http:/
cca.bournemouth.ac.uk/CourseInfo/BAVisAn/Year1/CompSys/Memory/, Jan. 18, 1996, 4 pages.
“Address Decode—General IO,” http://www.onastick.clara.co.uk/address.htm, 1992, 6 pages.
LaForgia Christian
Microsoft Corporation
Turchen James
Woodcock & Washburn LLP
LandOfFree
System and method for applying security to memory reads and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for applying security to memory reads and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for applying security to memory reads and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4166272