Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2007-05-01
2007-05-01
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S005000, C710S023000, C710S033000, C710S034000, C710S031000, C710S038000, C710S041000, C710S050000, C710S052000, C710S240000, C710S241000, C710S244000, C711S151000, C711S152000, C711S153000
Reexamination Certificate
active
10605591
ABSTRACT:
In a first aspect, a first method is provided for allocating memory bandwidth. The first method includes the steps of (1) assigning a fixed priority of access to the memory bandwidth to one or more direct memory access (DMA) machines; and (2) assigning a programmable priority of access to the memory bandwidth to a processing unit. The programmable priority of the processing unit allows priority allocation between the one or more DMA machines and the processing unit to be adjusted dynamically. Numerous other aspects are provided.
REFERENCES:
patent: 4400771 (1983-08-01), Suzuki et al.
patent: 4729090 (1988-03-01), Baba
patent: 5218680 (1993-06-01), Farrell et al.
patent: 5218686 (1993-06-01), Thayer
patent: 5274795 (1993-12-01), Vachon
patent: 5761534 (1998-06-01), Lundberg et al.
patent: 6122680 (2000-09-01), Holm et al.
patent: 6134625 (2000-10-01), Abramson
patent: 6769046 (2004-07-01), Adams et al.
patent: 6795875 (2004-09-01), Gray et al.
patent: 2002/0129184 (2002-09-01), Watanabe
patent: 2004/0054857 (2004-03-01), Nowshadi
patent: 2004/0236534 (2004-11-01), Wheless et al.
patent: 60160459 (1985-08-01), None
patent: 61123969 (1986-06-01), None
patent: 61143863 (1986-07-01), None
IBM Technical Disclosure Bulletin, Aug. 1988, “Dynamic Arbitration Level Assignment for a Direct Memory Access Subsystem”, vol. No. 31 , Issue No. 3, p. No: 32-36.
K. Hwang, et al., “OMP: A RISC-based Multiprocessor using Orthogonal-Access Memories and Multiple Spanning Buses*”, Laboratory for Parallel and Distributed Computing, University of Southern California, Los Angeles, CA 90089 1990, pp. 7-22.
Ewert et al., “Optimizing Software Performance for IP Frame Reassembly in an Integrated Architecture”, WOSP 2000, Ontario, Canada, pp. 29-37.
D.J. Schuelka, IBM Technical Bulletin, “Master/Slave Cascade Channel for Microprocessor DMA”, IBM Corp. 1979, vol. 22, No. 5, pp. 2041-2042.
IBM Technical Bulletin, “Multiword Direct Memory Access Integrated Drive Electronics Hogpen”, vol. 39, No. 04, Apr. 1996, pp. 203-206.
Ogilvie Clarence R.
Pratt Randall R.
Ventrone Sebastian T.
Dugan & Dugan PC
Harding Riyon
Peyton Tammara
LandOfFree
System and method for allocating memory allocation bandwidth... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for allocating memory allocation bandwidth..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for allocating memory allocation bandwidth... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3780796