Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2003-07-31
2008-11-11
Patel, Niketa I (Department: 2181)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S055000, C710S056000
Reexamination Certificate
active
07451254
ABSTRACT:
A method for allocating buffer capacity includes determining at least one characteristic of a first input/output (I/O) device that is coupled to a memory device interface, the memory device interface being configured to enable data transfers between the I/O device and a memory device, and buffering data corresponding to the first I/O device in a first portion of a buffer of the memory device interface, a size of the first portion being responsive to the at least one characteristic of the first I/O device.
REFERENCES:
patent: 4894770 (1990-01-01), Ward et al.
patent: 5964859 (1999-10-01), Steinbach et al.
patent: 6404770 (2002-06-01), Fujimori et al.
patent: 6405256 (2002-06-01), Lin et al.
patent: 6708251 (2004-03-01), Boyle et al.
patent: 2002/0087758 (2002-07-01), Dixon
patent: 2004/0054823 (2004-03-01), Rooney
patent: 2004/0260908 (2004-12-01), Malik et al.
patent: 2005/0002642 (2005-01-01), Minagawa et al.
Emmot Darel N.
Lovell Matthew B.
Peterson James R.
Hewlett--Packard Development Company, L.P.
Patel Niketa I
LandOfFree
System and method for adaptive buffer allocation in a memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for adaptive buffer allocation in a memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for adaptive buffer allocation in a memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4041717