Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-05-08
2010-06-08
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07735036
ABSTRACT:
A computer-implemented method of identifying sub-circuits in circuit designs includes: receiving a selection of a sub-circuit; specifying a match expression for the sub-circuit, where the match expression characterizes matching properties of components of the sub-circuit; modifying the match expression to change the matching properties of components of the sub-circuit; and producing an information structure in a computer readable medium, where the information structure associates a graph representing a topology of the selected sub-circuit with the modified match expression. Subsequently, the information structure corresponding to the selected sub-circuit can be identified in a given circuit design.
REFERENCES:
patent: 6470486 (2002-10-01), Knapp
patent: 6988253 (2006-01-01), Lipton et al.
patent: 7418683 (2008-08-01), Sonnard et al.
patent: 2004/0019869 (2004-01-01), Zhang
patent: 2008/0092099 (2008-04-01), Lin et al.
Arsintescu Bogdan
Baker Mark
Dennison Ian Campbell
O'Riordan Donald John
Cadence Design Systems Inc.
Chiang Jack
Doan Nghia M
Durant Stephen C.
LandOfFree
System and method enabling circuit topology recognition with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method enabling circuit topology recognition with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method enabling circuit topology recognition with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4250297