System and apparatus of reconfigurable transceiver design...

Details System and apparatus of reconfigurable transceiver design... System and apparatus of reconfigurable transceiver design...

2011-04-05

2011-04-05

Cho, James (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S068000

Reexamination Certificate

active

07919984

ABSTRACT:
A reconfigurable transceiver is claimed for a wide range of I/O systems. The reconfigurable transmitter of the reconfigurable transceiver is capable of transmitting multi-level signals in single-ended and differential modes by current and voltage mode signaling. The signal for transmission can be pre-emphasized for all transmitting modes. The reconfigurable transceiver can dynamically scale bandwidth and power consumption based on performance metrics.

REFERENCES:
patent: 6856178 (2005-02-01), Narayan
patent: 6924668 (2005-08-01), Muller et al.
patent: 7061273 (2006-06-01), Wang et al.
patent: 7164292 (2007-01-01), Schmitt et al.
Stojanovic, V., et al., “Autonomous Dual-Mode (PAM2/4) Serial Link Transceiver with Adaptive Equalization and Data Recovery,” Solid-State Circuits, IEEE Journal, vol. 40, No. 4, pp. 1012-1026, Apr. 2005.

Affiliated with

Also associated with

Rating

System and apparatus of reconfigurable transceiver design... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and apparatus of reconfigurable transceiver design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and apparatus of reconfigurable transceiver design... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2707699