Synthesis strategies based on the appropriate use of...

Details Synthesis strategies based on the appropriate use of... Synthesis strategies based on the appropriate use of...

2006-02-21

2008-09-16

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07426706

ABSTRACT:
A method of optimizing the signal propagation speed on a wiring layout is provided. In general, the method accounts for and uses inductance effects caused by the propagation of a high-speed signal on a signal wire surrounded by parallel ground wires. In particular, one of the physical parameters defining the wiring layout may be adjusted to create an rlc relationship in the wiring layout that maximizes the signal propagation speed. The physical parameter that is adjusted may be, for example, the wire separation between the signal wire and the ground wires or the width of the ground wires. The disclosed method may also be applied to a wiring layout having multiple branches, such as a clock tree. In this context, a first branch may be optimized using the disclosed method. Downstream branches may then be adjusted so that the impedances at the junction between the branches are substantially equal.

REFERENCES:
patent: 6053950 (2000-04-01), Shinagawa
patent: 6058256 (2000-05-01), Mellen et al.
patent: 6205571 (2001-03-01), Camporese et al.
patent: 6295634 (2001-09-01), Matsumoto
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6327696 (2001-12-01), Mahajan
patent: 6378080 (2002-04-01), Anjo et al.
patent: 6381730 (2002-04-01), Chang et al.
patent: 6434724 (2002-08-01), Chang et al.
patent: 6453444 (2002-09-01), Shepard
patent: 6487703 (2002-11-01), McBride et al.
patent: 6578174 (2003-06-01), Zizzo
patent: 6643831 (2003-11-01), Chang et al.
patent: 6651230 (2003-11-01), Cohn et al.
patent: 6742165 (2004-05-01), Lev et al.
patent: 7013442 (2006-03-01), Suaya et al.
patent: 2002/0116696 (2002-08-01), Suaya et al.
patent: 2005/0268260 (2005-12-01), Suaya et al.
patent: 2006/0143586 (2006-06-01), Suaya et al.
patent: 11-274308 (1999-10-01), None
patent: 2000-132975 (2000-05-01), None
Mankoo Lee, Anthony Hill, and Merrick Darly (Interconnect Inductance Effects on Delay and Crosstalks for Long On-Chip Nets with Fast Input Slew Rates, Digital Compression Product, Texas Instrument (Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on, vol. 2, May 31-Jun. 3, 1998, pp. 248-251 vol. 2).
Xiaoning Qi: On-Chip Inductance Modeling of VLSI Interconnects, 2000 IEEE International Solid State Circuit Conference.
Norman Chang: Clock tree RLC extraction with Efficient Inductance Modeling, ACM 2000.
Yi Chang Lu: Min/Max on-chip Inductance models and delay Metric, DAC 2001, Jun. 18-22, Las Vegas, Nevada, USA, 2001 ACM.
Averill III, et al., “Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors,”IBM J. Res. Develop, vol. 43, pp. 681-706 (Sep./Nov. 1999).
Banerjee et al., “Accurate Analysis of On-Chip Inductance Effects and Implications for Optimal Repeater Insertion and Technology Scaling,”IEEE Symp. on VLSI Circuits, pp. 1-4 (Jun. 14-16, 2001).
Chang et al., “Clocktree RLC Extraction with Efficient Inductance Modeling,”Hewlett-Packard Laboratories/ECE Dept., University of Wisconsin, 5 pp. (2000).
Davis et al., “Compact Distributed RLC Interconnect Models—Part I: Single Line Transient, Time Delay, and Overshoot Expressions,”IEEE Trans. Electron Devices, vol. 47, No. 11, pp. 2068-2077 (Nov. 2000).
Gala et al., “Inductance 101: Analysis and Design Issues,”IEEE Design Automation Conf., pp. 329-334 (June 2001).
Gieseke et al., “A 600 MHz Superscalar RISC Microprocessor with Out-Of-Order Execution,”IEEE International Solid-State Circuits Conference, pp. 176, 177 and 451 (Feb. 1997).
Golub et al., “The Differentiation of Pseudo-Inverses and Nonlinear Least Squares Problems whose Variables Separate,”SIAM J. Numer. Anal., vol. 10, No. 2, pp. 413-432 (Apr. 1973).
Ismail et al., “Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits,”IEEE Trans. VLSI Systems, vol. 8, pp. 195-206 (Apr. 2000).
Kamon, “Efficient Techniques for Inductance Extraction of Complex 3-D Geometries,”Master Thesis-Massachusetts Institute of Technology, 80 pp. (Feb. 1994).
Kamon et al., “Fasthenry: A Multipole-Accelerated 3-D Inductance Extraction Program,”IEEE Trans. Microwave Theory and Techniques, vol. 42, No. 9, pp. 1750-1758 (Sep. 1994).
Krauter et al., “Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis,”IEEE Design Automation Conf. 1998, pp. 303-308 (1998).
Lu et al., “A Fast Analytical Technique for Estimating the Bounds of On-Chip Clock Wire Inductance,”IEEE Custom Integrated Circuits Conf., pp. 241-244 (Jul. 2001).
Massoud et al., “Layout Techniques for Minimizing On-Chip Interconnect Self Inductance,”IEEE Design Automation Conf., pp. 566-571 (1998).
Restle, et al. “A Clock Distribution Network for Microprocessors,”IEEE Journal of Solid-State Circuits, vol. 36, pp. 792-799 (May 2001).
Sakurai, “Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's,”IEEE Trans. Electron Devices, vol. 40, No. 1, pp. 118-124 (Jan. 1993).
“ASITIC: Analysis and Simulation of Spiral Inductors and Transformers for ICs,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/asitic.html, 1 p. (document not dated, downloaded on Aug. 15, 2006).
“ASITIC Documentation: Grackle Release,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/asitic.html, 1 p. (document not dated, downloaded on Aug. 15, 2006).
“ASITIC Commands,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/commands.html, 1 p. (document not dated, downloaded on Aug. 15, 2006).
“ASITIC Documentation: Environmental Variables,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/env.html, 8 pp. (document not dated, downloaded on Aug. 15, 2006).
“ASITIC: Installing and Running,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/install.html, 2 pp. (document not dated, downloaded on Aug. 15, 2006).
“Technology File” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/techfile.html, 5 pp. (document not dated, downloaded on Aug. 15, 2006).
“ASITIC Quickstart,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/quickstart.html, 3 pp. (document not dated, downloaded on Aug. 15, 2006).
“Sample ASITIC Sessions,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/sample.html, 19 pp. (document not dated, downloaded on Aug. 15, 2006).
“ASITIC FAQ,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/faq.html, 7 pp. (document not dated, downloaded on Aug. 15, 2006).
Beattie et al., “Efficient Inductance Extraction via Windowing,”Proc. Design, Automation, and Test in Europe, pp. 430-436 (2001).
Beattie et al., “Equipotential Shells for Efficient Inductance Extraction,”IEEE Trans. CAD of IC and Systems, vol. 20, pp. 70-79 (2001).
Beattie et al., “Hierarchical Interconnect Circuit Models,” 7 pp. (also published as Beattie et al., “Hierarchical Interconnect Circuit Models,”Proc. ICCAD, pp. 215-221 (Nov. 2000)).
Beattie et al., “Inductance 101: Modeling and Extraction,”Design Automation Conf., pp. 323-328 (2001).
Devgan et al., “How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit ElementK,” IEEE, pp. 150-155 (2000).
Escovar et al., “Transmission line design of Clock Trees,”IEEE, pp. 334-340 (2002).
Grover,Inductance Calculations: Working Formulas and Tables, pp. iii-xiv, 1, 31-61 (1946).
Jackson et al.,Classical Electrodynamics, pp. xi-xvii, 144-149 (1962).
Lee et al., “Interconnect Inductance Effects on Delay and Crosstalks for Long On-Chip Nets with Fast Input Slew Rates,”IEEE, pp. II-248 through II-251 (1998).
Niknejad et al.,Design, Simulation and App

Affiliated with

Also associated with

Rating

Synthesis strategies based on the appropriate use of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synthesis strategies based on the appropriate use of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synthesis strategies based on the appropriate use of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3981241