Synthesis strategies based on the appropriate use of...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000

Reexamination Certificate

active

07013442

ABSTRACT:
A method of optimizing the signal propagation speed on a wiring layout is provided. In general, the method accounts for and uses inductance effects caused by the propagation of a high-speed signal on a signal wire surrounded by parallel ground wires. In particular, one of the physical parameters defining the wiring layout may be adjusted to create an rlc relationship in the wiring layout that maximizes the signal propagation speed. The physical parameter that is adjusted may be, for example, the wire separation between the signal wire and the ground wires or the width of the ground wires. The disclosed method may also be applied to a wiring layout having multiple branches, such as a clock tree. In this context, a first branch may be optimized using the disclosed method. Downstream branches may then be adjusted so that the impedances at the junction between the branches are substantially equal.

REFERENCES:
patent: 6053950 (2000-04-01), Shinagawa
patent: 6295634 (2001-09-01), Matsumoto
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6327696 (2001-12-01), Mahajan
patent: 6378080 (2002-04-01), Anjo et al.
patent: 6434724 (2002-08-01), Chang et al.
patent: 6543444 (2002-09-01), Shepard
patent: 6487703 (2002-11-01), McBride et al.
patent: 6578174 (2003-06-01), Zizzo
patent: 6651230 (2003-11-01), Cohn et al.
patent: 6742165 (2004-05-01), Lev et al.
(Interconnect Inductance Effects on Delay and Crosstalks for Long On-Chip Nets with Fast Input Slew Rates, (Circuits and Systems, 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on, vol. 2, May 31-Jun. 3, 1998 p. 248-251).
Gala et al., “Inductance 101: Analysis and Design Issues,”ACM IEEE Design Automation Conference, pp. 329-334 (Jun. 2001).
Massoud et al., “Layout Techniques for Minimizing On-Chip Interconnect Self Inductance,”ACM IEEE Design Automation Conference, pp. 566-571 (1998).
Averill III, R.M. et al., “Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors,”IBM J. Res. Develop, vol. 43, pp. 681-706, Sep./Nov. 1999.
Restle, P. et al. “A Clock Distribution Network for Microprocessors,”IEEE Journal of Solid-State Circuits, vol. 36, pp. 792-799, May 2001.
Krauter, B. et al., “Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis,”DAC 1998, pp. 303-308, 1998.
Kamon, M., “Efficient Techniques for Inductance Extraction of Complex 3-D Geometrics,”Master Thesis-Massachusetts Institute of Technology, Feb. 1994.
Ismail, Y. et al., “Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits,”IEEE Transactions on VLSI Systems, vol. 8, pp. 195-206, Apr. 2000.
Golub, G.H. et al., “The Differentiation of Pseudo-Inverses and Nonlinear Least Squares Problems Whose Variables Separate,”SIAM J. Numer. Anal., vol. 10, No. 2, pp. 413-432, Apr. 1973.
Gieseke, B. et al., “A 600 MHz Superscalar RISC Microprocessor with Out-Of-Order Execution,”1997 IEEE International Solid-State Circuits Conference, pp. 176, 177 & 451, Feb. 1997.
Kamon, M. et al., “FASTHENRY: A Multipole-Accelerated 3-D Inductance Extraction Program,”IEEE Transactions on Microwave Theory and Techniques, vol. 42, No. 9, pp. 1750-1758, Sep. 1994.
Chang, N. et al., “Clocktree RLC Extraction with Efficient Inductance Modeling,” Hewlett-Packard Laboratories/ECE Dept., University of Wisconsin.
Lu, Y. et al., “A Fast Analytical Technique for Estimating the Bounds of On-Chip Clock Wire Inductance,”IEEE 2001 Custom Integrated Circuits Conference, pp. 241-244, Jul. 2001.
Davis, J. et al., “Compact Distributed RLC Interconnect Models—Part I: Single Line Transient, Time Delay, and Overshoot Expressions,”IEEE Transactions on Electron Devices, vol. 47, No. 11, pp 2068-2077, Nov. 2000.
Sakurai, T, “Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's,”IEEE Transactions on Electron Devices, vol. 40, No. 1, pp. 118-124, Jan. 1993.
Banerjee, K. et al., “Accurate Analysis of On-Chip Inductance Effects and Implications for Optimal Repeater Insertion and Technology Scaling,”IEEE Symposium on VLSI Circuits, Kyoto, Japan, Jun. 14-16, 2001, pp. 1-4.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Synthesis strategies based on the appropriate use of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synthesis strategies based on the appropriate use of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synthesis strategies based on the appropriate use of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3561205

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.