Synthesis aware placement: a novel approach that combines...

Details Synthesis aware placement: a novel approach that combines... Synthesis aware placement: a novel approach that combines...

2007-08-07

2007-08-07

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

11040323

ABSTRACT:
A system and method improves the effectiveness of logic duplication optimizations by dynamically allocating the usage of logic duplicates. Duplicate atoms in the user design are identified. Atoms satisfying heuristics can also be duplicated and added to the user design. During placement, a duplicate-aware cost function is used to determine the location on the programmable device of atoms driven by a duplicate atom. The duplicate-aware cost function evaluates the suitability of a potential location of a driven atom with respect to a source atom and any duplicates of the source atom. Following placement of the atoms of the user design, a rewiring phase establishes a connection between each driven atom and one of the duplicated source atoms. The duplicate-aware cost function can be used to evaluate sets of duplicate source atoms to optimize the operating speed, power consumption, and/or routability of a user design.

REFERENCES:
patent: 5754824 (1998-05-01), Damiano et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6487708 (2002-11-01), Canaris
patent: 6526559 (2003-02-01), Schiefele et al.
patent: 7003743 (2006-02-01), Abadir et al.
patent: 2002/0073380 (2002-06-01), Cooke et al.
patent: 2002/0157071 (2002-10-01), Schiefele et al.
patent: 2002/0162086 (2002-10-01), Morgan
patent: 2004/0103377 (2004-05-01), Eaton et al.
patent: 2005/0096884 (2005-05-01), Fishkin et al.
Kumthekar et al., “Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs”, Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Mar. 27-30, 2000, pp. 202-207.
Shin et al., “Performance-Oriented Technology Mapping for LUT-Based FPGAs”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3, No. 2, Jun. 1995, pp. 323-327.
Chang et al., “A Weighted Technique for Programmable Logic Devices Minimization”, Proceedings of the 23rd Annual Workshop and Symposium on Microprogramming and Microarchitecture, Nov. 27-29, 1990, pp. 267-274.
Schabas, Karl, et al., “Using Logic Duplication to Improve Performance in FPGAs”,ACM/SIGDA 11th ACM International Symposium on Field Programmable Gate Arrays, Feb. 23-25, 2003, pp. 136-142.

Affiliated with

Also associated with

Rating

Synthesis aware placement: a novel approach that combines... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synthesis aware placement: a novel approach that combines..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synthesis aware placement: a novel approach that combines... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3837165