Synthesis approach for active leakage power reduction using...

Details Synthesis approach for active leakage power reduction using... Synthesis approach for active leakage power reduction using...

2006-06-09

2008-11-18

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07454738

ABSTRACT:
A logic synthesis method to apply supply gating to idle portions of general logic circuits in their active mode of operation to reduce power requirements and the circuits resulting therefrom. A Shannon expansion is utilized to determine idle portions and active portions of the general logic circuits.

REFERENCES:
patent: 5774367 (1998-06-01), Reyes et al.
patent: 5966523 (1999-10-01), Uchino
patent: 6785870 (2004-08-01), Chen
patent: 7051306 (2006-05-01), Hoberman et al.
patent: 7082582 (2006-07-01), Borkovic et al.
patent: 7100144 (2006-08-01), Jacobson et al.
patent: 7334198 (2008-02-01), Ditzel et al.
patent: 2002/0062463 (2002-05-01), Hines
patent: 2003/0217350 (2003-11-01), Teig et al.
patent: 2005/0204319 (2005-09-01), Hanafi et al.
patent: 2006/0129953 (2006-06-01), Jain
patent: 2006/0265681 (2006-11-01), Bakir et al.

Affiliated with

Also associated with

Rating

Synthesis approach for active leakage power reduction using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synthesis approach for active leakage power reduction using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synthesis approach for active leakage power reduction using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4026913