Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1996-01-19
1998-01-27
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327143, 327202, 327213, H03K 513
Patent
active
057125848
ABSTRACT:
The present invention ensures that the entire data path of the synchronous integrated circuit device composed of master and slave latches is initialized upon power-up in a test mode, thereby overcoming a prior art problem of non-initialization of the device data path. In the test mode, the master clock signal is initialized internally to the synchronous integrated circuit device to allow the master latch to conduct. A clock signal which is a derivative of a master clock signal is controlled to be equal to a first logic state in order to control a slave latch element of the synchronous integrated circuit device to conduct, regardless of the state of the master clock signal. Controlling the clock signal to be equal to the first logic state allows the clock signal to be able to control the slave latch element so that entire data path of the integrated circuit device is initialized upon power-up of the device in the test mode. The logic state of the clock signal is controlled by a clock control circuit which sets the logic state of the clock as a function of whether the device is in a test mode. Thus, the master clock signal which controls the master latch element and the clock signal which controls the slave latch element are controlled such that the master latch and the slave latch conduct simultaneously for proper and full initialization of the device data path upon power-up of the device in a test mode.
REFERENCES:
patent: 5251181 (1993-10-01), Toda
patent: 5258952 (1993-11-01), Coker
patent: 5267197 (1993-11-01), McClure
patent: 5267210 (1993-11-01), McClure
patent: 5293623 (1994-03-01), Froniewski et al.
patent: 5300828 (1994-04-01), McClure
patent: 5305268 (1994-04-01), McClure
patent: 5311467 (1994-05-01), Lysinger et al.
patent: 5323066 (1994-06-01), Feddeler et al.
patent: 5341341 (1994-08-01), Fukuzo
patent: 5477176 (1995-12-01), Chang et al.
patent: 5510740 (1996-04-01), Farrell et al.
patent: 5521878 (1996-05-01), Ohtani et al.
patent: 5539347 (1996-07-01), Duesman
Callahan Timothy P.
Galanthay Theodore E.
Jorgenson Lisa K.
Lam T.
Larson Renee M.
LandOfFree
Synchronous stress test control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous stress test control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous stress test control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-345296