Synchronous SRAMs having multiple chip select inputs and a stand

Details Synchronous SRAMs having multiple chip select inputs and a stand Synchronous SRAMs having multiple chip select inputs and a stand

1995-02-21

1998-12-08

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

For multiple memory modules

711104, 711169, 711 2, 36523003, G06F 1200

Patent

active

058484310

ABSTRACT:
A synchronous SRAM module comprises first and second SRAM chips. Each SRAM chip has three chip enable inputs. A module enable and memory selection circuit is coupled to the two SRAM chips to perform the dual tasks of (1) selectively enabling or disabling both SRAM chips and (2) choosing either the first or second SRAM chips for access. The SRAM module can also be placed in a pipelining mode where external signals from a microprocessor are ignored to facilitate internal operation, such as burst reads. A synchronous burst SRAM device employed in the SRAM module is also described.

REFERENCES:
patent: 4141068 (1979-02-01), Mager et al.
patent: 4231105 (1980-10-01), Schuller et al.
patent: 4912630 (1990-03-01), Cochcroft, Jr.
patent: 5126975 (1992-06-01), Handy et al.
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5490116 (1996-02-01), Tobita et al.
patent: 5491663 (1996-02-01), Teel
patent: 5550783 (1996-08-01), Stephens, Jr. et al.
patent: 5602798 (1997-02-01), Sato et al.
Sony CXK77V3210Q Data Sheet. Rev. 14.0, Oct. 30, 1995.
Horton, Thomas. "Selecting the Right Cache Architecture for High Performance PCs." Sony Semiconductor Company of America. San Jose, CA., Apr. 1995.
IBM Press Release. "IBM Introduces Fast 1-Megabit SRAM Family.", Jun. 6, 1994.
IBM IBM043614PQKB Data Sheet, May 1994.
Izumikawa, Masanori et al. "A 400 MHz, 300 mW, 8kb, CMOS SRAM Macro with a Current Sensing Scheme." Custom Integrated Circuits Conference. IEEE, Feb. 1994.
Nakamura, Kazuyuki et al. "A 220 MHz Pipelined 16 Mb BiCMOS SRAM with PLL Proportional Self-Timing Generator." Solid-State Circuits, 1994 41st Conference, Jul. 1994.
Dickinson, Alex et al. "A Fast Pipelined CMOS SRAM." TENCON '92, IEEE Region 10 Conference, Nov. 11, 1992.
Gowni, Shiva P. et al. "A 9 ns, 32 k X 9, BiCMOS TTL Synchronous Cache RAM with Burst Mode Access." Proceedings of the IEEE 1992 Custom Integrated Circuits Conference, May 3, 1992.
Hitachi America, Ltd., Semiconductor & I.C. Division, "Hitachi's Synchronous Burst, Pipelined 1 Mbit (32 K x 32) SRAM Meets Industry Demand for Economical, Fast Cache Memory Devices for Pentium PCs", Mar. 13, 1995.
Millman, Jacob, "Microelectronics: Digital and Analog Circuits and Systems", McGraw-Hill, Inc., pp. 290-291, 1979.
Sloan, M. E., "Computer Hardware and Organization: An Introduction", Science Research Associates, Inc., p. 343, 1983.
Handy, Jim, "The Cache Memory Book", Academic Press, pp. 122, 201-205, 1993.
Hennessy et al., "Computer Organization and Design: The Hardware/Software Interface", Morgan Kaufmann Publishers, Inc. p. B-30, 1994.

Affiliated with

Also associated with

Rating

Synchronous SRAMs having multiple chip select inputs and a stand does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous SRAMs having multiple chip select inputs and a stand, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous SRAMs having multiple chip select inputs and a stand will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-190655