Synchronous SRAM having pipelined memory access enable for a bur

Details Synchronous SRAM having pipelined memory access enable for a bur Synchronous SRAM having pipelined memory access enable for a bur

1999-06-29

2000-07-25

Peikari, B. James

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

711152, 711169, 710 35, G06F 1314

Patent

active

060947039

ABSTRACT:
A synchronous burst SRAM device comprising an SRAM core having a memory array, write drivers, sense amplifiers, and I/O buffers; an address register for receiving addresses for the memory array in the SRAM core; a burst address generator coupled to the address register for rapidly generating additional addresses using at least one address bit stored in the address register; an input for receiving an external address signal indicating that an external address is ready to be loaded into the address register; three chip enable inputs for receiving chip enable signals; chip enable and select logic coupled to the three chip enable inputs to perform the dual tasks of (1) selectively enabling or disabling the synchronous burst SRAM device and (2) selectively permitting access to the SRAM core when the SRAM device is enabled in accordance with a boolean function of the chip enable signals at the three chip enable inputs, the chip enable and select logic outputting an SRAM core enable signal resulting from the boolean function of the chip enable signals; an enable register having an input connected to the chip enable and select logic for temporarily storing the SRAM core enable signal, and having an output; a pipelined enable register coupled between the enable register and the SRAM core for temporarily storing the SRAM core enable signal and delaying propagation of the core enable signal to the SRAM core; and pipelining logic coupled to at least one of the three chip enable inputs to permit pipelining operation of the synchronous burst SRAM device.

REFERENCES:
patent: 4141068 (1979-02-01), Mager et al.
patent: 4231105 (1980-10-01), Schuller et al.
patent: 4912630 (1990-03-01), Cochcroft, Jr.
patent: 5126975 (1992-06-01), Handy et al.
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5490116 (1996-02-01), Tobita et al.
patent: 5491663 (1996-02-01), Teel
patent: 5544121 (1996-08-01), Dosaka et al.
patent: 5550783 (1996-08-01), Stephens, Jr. et al.
patent: 5602798 (1997-02-01), Sato et al.
patent: 5604884 (1997-02-01), Thome et al.
patent: 5787489 (1998-07-01), Pawlowski
patent: 5809549 (1998-09-01), Thome et al.
patent: 5848431 (1998-12-01), Pawlowski
Sony CXK77V3210Q Data Sheet, Rev. 14.0, Oct. 1995.
Horton, Thomas. "Selecting the Right Cache Architecture for High Performance PCs." Sony Semiconductor Company of America, San Jose, CA. Apr. 1995.
IBM Press Release. "IBM Introduces Fast 1-Megabit SRAM Family." Jun. 1994.
IBM IBM043614PQKB Data Sheet, May 1994.
Izumikawa, Masanori et al. "A 400MHz, 300mW, 8kb, CMOS SRAM Macro with a Current Sensing Scheme." Custom Integrated Circuits Conference, IEEE, Feb. 1994.
Nakamura, Kazuyuki et al. "A 220MHz Pipelined 16Mb BiCMOS SRAM with PLL Proportional Self-Timing Generator." Solid-State Circuits, 1994 41st Conference, Jul. 1994.
Dickenson, Alex et al. "A Fast Pipelined CMOS SRAM." Tencon '92, IEEE Region 10 Conference, Nov. 1992.
Gowni, Shiva P. et al. "A 9ns, 32k.times.9 BiCMOS TTL Synchronous Cache RAM with Burst Mode Access." Proceedings of the IEEE 1992 Custom Integrated Circuits Conference, May 1992.
Millman, Jacob, "Microelectronics: Digital and Analog Circuits and Systems", McGraw-Hill, Inc., pp. 290-291, 1979.
Sloan, M. E., "Computer Hardware and Organization: An Introduction", Science Research Associates, Inc., p. 343, 1983.
Handy, Jim, "The Cache Memory Book", Academic Press, pp. 122, 201-205, 1993.
Hennessy et al., "Computer Organization and Design: The Hardware/Software Interface", Morgan Kaufmann Publishers, Inc. p. B-30, 1994.
Hitachi America, Ltd., Semiconductor & I.C. Division, "Hitachi's Synchronous Burst, Pipelined 1Mbit (32K.times.32) SRAM Meets Industry Demand for Economical, Fast Cache Memory Devices for Pentium PCs", Mar. 13, 1995.

Affiliated with

Also associated with

Rating

Synchronous SRAM having pipelined memory access enable for a bur does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous SRAM having pipelined memory access enable for a bur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous SRAM having pipelined memory access enable for a bur will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1343793