Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1996-12-16
2000-12-05
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711105, 711154, 365194, 365233, G06F 1200
Patent
active
061579920
ABSTRACT:
A read enable signal OEMF activated in response to an input command is applied to an N minus 2 clock shift circuit included in an output control circuit for implementation of ZCAS latency. An output signal of the N minus 2 clock shift circuit and an internal mask instructing signal activated in response to an external mask instructing signal are logically processed and applied to a one-clock shift circuit. According to an output signal OEMQM of one-clock shift circuit, a data output enable signal OEM controlling activation/inactivation of an output buffer circuit is activated/inactivated. Data output controlling portion occupying area of a synchronous dynamic random access memory is reduced and timings of activation/inactivation of data output by different commands are made the same.
REFERENCES:
patent: 5103466 (1992-04-01), Bazes
patent: 5463590 (1995-10-01), Watanabe
patent: 5521878 (1996-05-01), Ohtani et al.
patent: 5631871 (1997-05-01), Park et al.
patent: 5708622 (1998-01-01), Ohtani et al.
patent: 5781789 (1998-07-01), Naroyan
patent: 5966319 (1999-10-01), Sato
patent: 5983314 (1999-11-01), Merritt
patent: 6049488 (2000-04-01), Sawada
Yuji Sakai et al., "A Synchronous DRAM with New High-Speed I/O Lines Method for the MultiMedia Age", IEICE Trans. Electron., vol. E78-C, Jul. 7, 1995, pp. 782-788.
Konishi Yasuhiro
Sawada Seiji
Bataille Pierre-Michel
Cabeca John W.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Synchronous semiconductor memory having read data mask controlle does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous semiconductor memory having read data mask controlle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous semiconductor memory having read data mask controlle will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-970768