Static information storage and retrieval – Read/write circuit – Data refresh
Reexamination Certificate
2005-06-28
2005-06-28
Auduong, Gene N. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Data refresh
C365S201000, C365S233100
Reexamination Certificate
active
06912169
ABSTRACT:
A self refresh operation control device, for use in a semiconductor memory device, includes a self refresh pulse signal generation block for generating a self refresh pulse signal, a self refresh entry signal and a self refresh mode clock enable signal in response to a clock enable signal, a self refresh signal, a self refresh end signal and a test mode signal, wherein the self refresh pulse signal is generated during the inactivated period of the clock enable signal by using the test mode signal; a normal mode clock signal generation block for generating a normal mode clock signal and a counter reset signal in response to the clock enable signal, the self refresh mode clock enable signal, a test mode signal and the self refresh signal; and an internal row address counter in response to the self refresh pulse signal and the counter reset signal for generating internal addresses for use in the self refresh operation.
REFERENCES:
patent: 5313428 (1994-05-01), Inoue
patent: 5450364 (1995-09-01), Stephens et al.
patent: 5453959 (1995-09-01), Sakuta et al.
patent: 5566117 (1996-10-01), Okamura et al.
patent: 5703823 (1997-12-01), Douse et al.
patent: 5940851 (1999-08-01), Leung
patent: 6084813 (2000-07-01), Kikuchi et al.
patent: 6118719 (2000-09-01), Dell et al.
patent: 6249473 (2001-06-01), Lau et al.
patent: 6327208 (2001-12-01), Kitade
patent: 6741515 (2004-05-01), Lazar et al.
patent: 2002/0097625 (2002-07-01), Hashimoto
patent: 2002/0120811 (2002-08-01), Maeda
patent: 2003/0128613 (2003-07-01), Ariki
patent: 07-169266 (1995-07-01), None
patent: 07-182855 (1995-07-01), None
patent: 07-182857 (1995-07-01), None
patent: 2000-030438 (2000-01-01), None
patent: 2002-358799 (2002-12-01), None
Auduong Gene N.
Blakely & Sokoloff, Taylor & Zafman
Hynix / Semiconductor Inc.
LandOfFree
Synchronous semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3505687