Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-07-04
2006-07-04
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C365S189011, C365S189050, C365S189080, C365S230010, C365S230030, C365S230080, C365S233100, C711S005000
Reexamination Certificate
active
07073014
ABSTRACT:
A computer system comprises a memory controller and a synchronous non-volatile memory device coupled to the memory controller via a main memory bus. The synchronous non-volatile memory device has external interconnects arranged in a manner that corresponds to interconnects of a synchronous dynamic random access memory device. The synchronous flash memory device, however, comprises a reset connection, and a Vccp power supply connection correspond to first and second no-connect (NC) interconnect pins of the synchronous dynamic random access memory. In one embodiment, the synchronous non-volatile memory device has a command interface comprising a write enable connection (WE#) to receive a write enable signal, a column address strobe connection (CAS#) to receive a column address strobe signal, a row address strobe connection (RAS#) to receive a row address strobe signal, and a chip select connection (CS#) to receive a chip select signal.
REFERENCES:
patent: 5384737 (1995-01-01), Childs et al.
patent: 5440632 (1995-08-01), Bacon et al.
patent: 5548560 (1996-08-01), Stephens et al.
patent: 5600605 (1997-02-01), Schaefer
patent: 5666321 (1997-09-01), Schaefer
patent: 5668773 (1997-09-01), Zagar et al.
patent: 5696917 (1997-12-01), Mills et al.
patent: 5706474 (1998-01-01), Takeuchi et al.
patent: 5721860 (1998-02-01), Stolt et al.
patent: 5737258 (1998-04-01), Choi et al.
patent: 5910181 (1999-06-01), Hatakenaka et al.
patent: 5966724 (1999-10-01), Ryan
patent: 5986918 (1999-11-01), Lee
patent: 6026465 (2000-02-01), Mills et al.
patent: 6111815 (2000-08-01), Takeda
patent: 6198660 (2001-03-01), Rolandi
patent: 6266282 (2001-07-01), Hwang et al.
patent: 6532522 (2003-03-01), Barth
patent: 6564285 (2003-05-01), Mills et al.
patent: 0 929 075 (1999-07-01), None
Micron Semiconductor Products, Inc., “2Mb, Smart 5 BIOS-Optimized Boot Block Flash Memory,”Flash Memorywww.micron.com, copyright 2000, Micron Technology, Inc., pp. 1-12.
Micron, “16 Mb: x16 SDRAM”Synchronous DRAM,www.micron.com, copyright 1999 Micron Technology, Inc., pp. 1-51.
Leffert Jay & Polglaze PA
Peikari B. James
LandOfFree
Synchronous non-volatile memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous non-volatile memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous non-volatile memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3563267