Synchronous multiplexer for clock signals

Details Synchronous multiplexer for clock signals Synchronous multiplexer for clock signals

1996-10-18

1999-03-02

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

Having selection between plural continuous waveforms

327298, 327407, H03K 513, H03K 1700

Patent

active

058776362

ABSTRACT:
An apparatus for multiplexing a pair of test clock signals and a pair of system clock signals onto a pair of output clock signals includes a first means for coupling a first test clock signal to a first output clock signal when a test mode control signal is active, for driving the first output clock signal to an inactive clock signal level when the test mode control signal transitions to an inactive state, and for coupling a first system clock signal to the first output clock signal beginning with a first full clock pulse of the first system clock signal which occurs after the test mode control signal transitions to the inactive state. The apparatus further includes a second means for coupling a second test clock signal to a second output clock when the test mode control signal is active, for driving the second output clock to the inactive clock signal level when the test mode control signal transitions to the inactive state, and for coupling a second system clock signal to the second output clock beginning with a first full clock pulse of the second system clock signal which occurs after the first full clock pulse of the first system clock signal. When exiting the test mode the apparatus ensures that both first and second output clock signals are brought (or held) to an inactive clock signal level, and that system operation begins with the first system clock signal.

REFERENCES:
patent: 4644568 (1987-02-01), Canniff et al.
patent: 4965524 (1990-10-01), Patchen
patent: 5099141 (1992-03-01), Utsunomiya
patent: 5357146 (1994-10-01), Heimann
patent: 5510742 (1996-04-01), Lemaire
patent: 5652536 (1997-07-01), Nookala et al.

Affiliated with

Also associated with

Rating

Synchronous multiplexer for clock signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous multiplexer for clock signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous multiplexer for clock signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-426048