Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2009-11-16
2011-12-27
Bragdon, Reginald (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S154000, C711SE12002
Reexamination Certificate
active
08086813
ABSTRACT:
A method of snap-shot data training to determine the optimum timing of the DQS enable signal in a single read operation is provided. This is accomplished by first writing a Gray code count sequence into the memory and then reading it back in a single burst. The controller samples the read burst at a fixed interval from the time the command was issued to determine the loop-around delay. A simple truth table lookup determines the optimum DQS enable timing for normal reads. Advantageously, during normal read operations, the first positive edge of the enabled DQS signal is used to sample a counter that is enabled every time a command is issued. If the counter sample changes, indicating timing drift has occurred, the DQS enable signal can be adjusted to compensate for the drift and maintain a position centered in the DQS preamble. This technique can also be applied to a system that uses the iterative approach to determining DQS enable timing on power up. Another embodiment of the invention is a simple, low latency clock domain crossing circuit based on the DQS latched sample of the counter.
REFERENCES:
patent: 6256260 (2001-07-01), Shim et al.
patent: 6600681 (2003-07-01), Korger et al.
patent: 6690745 (2004-09-01), Horii et al.
patent: 6889336 (2005-05-01), Schoenfeld et al.
patent: 2002/0126564 (2002-09-01), Yoo et al.
patent: 2003/0200364 (2003-10-01), Vakil et al.
patent: 2005/0213396 (2005-09-01), Aoki
patent: 2006/0044029 (2006-03-01), Gomm et al.
patent: 2006/0136769 (2006-06-01), Kizer et al.
patent: 2006/023387 (2006-03-01), None
LSI Logic 0.11 μm DDR2 PHY cw000733—1—0; Feb. 2005.
Gillingham Peter
McKenzie Robert
Bragdon Reginald
Cardwell Eric S
Mosaid Technologies Incorporated
LandOfFree
Synchronous memory read data capture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous memory read data capture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous memory read data capture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4255638