Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1996-01-11
1999-10-12
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
36518901, 365233, G11C 700
Patent
active
059667249
ABSTRACT:
A synchronous burst access memory device fits in a standard Fast Page Mode DRAM package. The device is adapted to receive a free running system clock, a Byte Enable input (BE) and a Burst Control input (BC). The burst access memory device has an internal column address counter for burst accesses, but is capable of receiving a new column address with each clock edge in a page access to provide for random access of the memory. A data pipeline allows for high clock speeds and high data throughput. The state of the byte enable pin when the row address is latched determines whether a refresh cycle or a data access is to be performed. The BC input is also used to mask the clock input during row address strobe to column address strobe delay periods (tRCD). The clock input is used as a column address strobe after tRCD. A write enable input selects between read and write access cycles. The BC input determines whether the column address for the current cycle will be a new address latched from a source external to the memory device, or an internally generated address from the address counter.
REFERENCES:
patent: 4344156 (1982-08-01), Eaton et al.
patent: 4484308 (1984-11-01), Lewandowski et al.
patent: 4562555 (1985-12-01), Ouchi et al.
patent: 4567579 (1986-01-01), Patel et al.
patent: 4575825 (1986-03-01), Ozaki et al.
patent: 4603403 (1986-07-01), Toda
patent: 4618947 (1986-10-01), Tran et al.
patent: 4649522 (1987-03-01), Kirsch
patent: 4685089 (1987-08-01), Patel et al.
patent: 4707811 (1987-11-01), Takemae et al.
patent: 4788667 (1988-11-01), Nakano
patent: 4870622 (1989-09-01), Aria et al.
patent: 4875192 (1989-10-01), Matsumoto
patent: 5058066 (1991-10-01), Yu
patent: 5126975 (1992-06-01), Handy et al.
patent: 5267200 (1993-11-01), Tobita
patent: 5268865 (1993-12-01), Takasugi
patent: 5280594 (1994-01-01), Young et al.
patent: 5305284 (1994-04-01), Iwase
patent: 5323352 (1994-06-01), Miyata et al.
patent: 5325330 (1994-06-01), Morgan
patent: 5325502 (1994-06-01), McLaury
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5357469 (1994-10-01), Sommer et al.
patent: 5373227 (1994-12-01), Keeth
patent: 5379261 (1995-01-01), Jones, Jr.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5410670 (1995-04-01), Hansen et al.
patent: 5452261 (1995-09-01), Chung et al.
patent: 5457659 (1995-10-01), Schaefer
patent: 5526320 (1996-06-01), Zagar et al.
patent: 5598376 (1997-01-01), Merritt et al.
patent: 5652724 (1997-07-01), Manning
""DRAM 1 Meg .times. 4 DRAM 5VEDO Page Mode",", 1995 DRAM Data Book,, pp. 1-1 thru 1-30,, (Micron Technology, I).
""Rossini, Pentium, PCI-ISA, Chip Set"", Symphony Laboratories,, entire book.
"4DRAM 1991", Toshiba America Electronic Components, Inc., pp. A-137-A-159.
"Application Specific DRAM", Toshiba America Electronic Components, Inc., C178, C-260, C 218, (1994).
"Burst DRAM Function & Pinout", Oki Electric Ind., Co., Ltd., 2nd Presentation, Item .TM. 619, (Sep. 1994).
"Hyper Page Mode DRAM", 8029 Electronic Engineering, 66, No. 813, Woolwich, London, GB, pp. 47-48, (Sep. 1994).
"Mosel-Vitelic V53C8257H DRAM Specification Sheet, 20 pages, Jul. 2, 1994".
"Pipelined Burst DRAM", Toshiba, JEDEC JC 42.3 Hawaii, (Dec. 1994).
"Samsung Synchronous DRAM", Samsung Electronics, pp. 1-16, (Mar. 1993).
"Synchronous DRAM 2 MEG .times. 8 SDRAM", Micron Semiconductor, Inc., pp. 2-43 through 2-8.
Dave Bursky, "Novel I/O Options and Innovative Architectures Let DRAMs Achieve SRAM Performance; Fast DRAMS can be swapped for SRAM Caches", Electronic Design, vol. 41, No. 15, Cleveland, Ohio, pp. 55-67, (Jul. 22, 1993).
Shiva P. Gowni, et al., "A 9NS, 32K .times. 9, BICMOS TTL Synchronous Cache RAM With Burst Mode Access", IEEE, Custom Integrated Circuits Conference, pp. 781-786, (Mar. 3, 1992).
Steven. A. Przybylski, "New DRAM Technologies, A Comprehensive Analysis of the New Architectures", 1995, pp. 434-448, Micro Design Resoures.
Oki Electric, "Burst DRAM Function & Pinout, 128K.times.16/256K.times.16", Oki Electric Ind. Co., Ltd., Sep. 1994.
Chan Eddie P.
Kim Hong C.
Micro)n Technology, Inc.
LandOfFree
Synchronous memory device with dual page and burst mode operatio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous memory device with dual page and burst mode operatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous memory device with dual page and burst mode operatio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-662650