Synchronous flash memory with status burst output

Details Synchronous flash memory with status burst output Synchronous flash memory with status burst output

2000-07-28

2004-04-27

Peikari, B. James (Department: 2186)

Electrical computers and digital data processing systems: input/

Input/output data processing

Data transfer specifying

C710S061000, C710S025000, C710S058000, C711S103000, C711S109000, C711S167000

Reexamination Certificate

active

06728798

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to non-volatile memory devices and in particular the present invention relates to a synchronous non-volatile flash memory.
BACKGROUND OF THE INVENTION
Memory devices are typically provided as internal storage areas in the computer. The term memory identifies data storage that comes in the form of integrated circuit chips. There are several different types of memory. One type is RAM (random-access memory). This is typically used as main memory in a computer environment. RAM refers to read and write memory; that is, you can both write data into RAM and read data from RAM. This is in contrast to ROM, which permits you only to read data. Most RAM is volatile, which means that it requires a steady flow of electricity to maintain its contents. As soon as the power is turned off, whatever data was in RAM is lost.
Computers almost always contain a small amount of read-only memory (ROM) that holds instructions for starting up the computer. Unlike RAM, ROM cannot be written to. An EEPROM (electrically erasable programmable read-only memory) is a special type non-volatile ROM that can be erased by exposing it to an electrical charge. Like other types of ROM, EEPROM is traditionally not as fast as RAM. EEPROM comprise a large number of memory cells having electrically isolated gates (floating gates). Data is stored in the memory cells in the form of charge on the floating gates. Charge is transported to or removed from the floating gates by programming and erase operations, respectively.
Yet another type of non-volatile memory is a Flash memory. A Flash memory is a type of EEPROM that can be erased and reprogrammed in blocks instead of one byte at a time. Many modem PCS have their BIOS stored on a flash memory chip so that it can easily be updated if necessary. Such a BIOS is sometimes called a flash BIOS. Flash memory is also popular in modems because it enables the modem manufacturer to support new protocols as they become standardized.
A typical Flash memory comprises a memory array that includes a large number of memory cells arranged in row and column fashion. Each of the memory cells includes a floating gate field-effect transistor capable of holding a charge. The cells are usually grouped into blocks. Each of the cells within a block can be electrically programmed in a random basis by charging the floating gate. The charge can be removed from the floating gate by a block erase operation. The data in a cell is determined by the presence or absence of the charge in the floating gate.
A synchronous DRAM (SDRAM) is a type of DRAM that can run at much higher clock speeds than conventional DRAM memory. SDRAM synchronizes itself with a CPU's bus and is capable of running at 100 MHZ, about three times faster than conventional FPM (Fast Page Mode) RAM, and about twice as fast EDO (Extended Data Output) DRAM and BEDO (Burst Extended Data Output) DRAM. SDRAM's can be accessed quickly, but are volatile. Many computer systems are designed to operate using SDRAM, but would benefit from non-volatile memory.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a non-volatile memory device that can operate in a manner similar to SDRAM operation.
SUMMARY OF THE INVENTION
The above-mentioned problems with memory devices and other problems are addressed by the present invention and will be understood by reading and studying the following specification.
In one embodiment, a method of operating a synchronous memory device comprises establishing a read burst length of x-cycles such that data output from the synchronous memory device is output on x-consecutive clock cycles, initiating a register read operation to read data stored in an internal register, and outputting data stored in the internal register on external data connections for x-consecutive clock cycles.
In another embodiment, a method of operating a synchronous memory device comprises receiving a read register command, and outputting register data from the synchronous memory device in response to the read register command for x-clock cycles.
In yet another embodiment, a method of operating to a synchronous memory device comprises executing a write operation on an array of the memory device, and providing a register read command from a processor to the memory device during the execution of the write operation. The register read command is received on an input of the memory device on a first clock cycle, and register data stored in a memory register is read. The register data is output during a plurality of clock cycles on data communication connections of the synchronous memory device. Outputting the register data is delayed for a predefined clock latency period after receiving the register read command.
A synchronous memory device comprises an array of memory cells, a data register, and a clock signal input connection. Control circuitry provides data from the data register on an output connection in response to a register read command. The control circuitry outputs the data for a predetermined number of clock cycles based upon a programmed read burst length value.


REFERENCES:
patent: 5041886 (1991-08-01), Lee
patent: 5537354 (1996-07-01), Mochizuki et al.
patent: 5600605 (1997-02-01), Schaefer
patent: 5666321 (1997-09-01), Schaefer
patent: 5696917 (1997-12-01), Mills et al.
patent: 5749086 (1998-05-01), Ryan
patent: 5751039 (1998-05-01), Kauffman et al.
patent: 5764584 (1998-06-01), Fukiage et al.
patent: 5787457 (1998-07-01), Miller et al.
patent: 5892777 (1999-04-01), Nesheiwat et al.
patent: 5903496 (1999-05-01), Kendall et al.
patent: 5917724 (1999-06-01), Brousseau et al.
patent: 5936903 (1999-08-01), Jeng et al.
patent: 5963502 (1999-10-01), Watanabe et al.
patent: 5974514 (1999-10-01), Andrewartha et al.
patent: 5986943 (1999-11-01), Isa
patent: 5995438 (1999-11-01), Jeng et al.
patent: 6026465 (2000-02-01), Mills et al.
patent: 6038196 (2000-03-01), Oh
patent: 6137133 (2000-10-01), Kauffman et al.
patent: 6141247 (2000-10-01), Roohparvar et al.
patent: 6480429 (2002-11-01), Jones et al.
patent: 6580659 (2003-06-01), Roohparvar
Keeth, et al., “DRAM circuit design: a tutorial,” IEEE Press, 2001, pp. 16-23, 142-153.
Micron Semiconductor Products, Inc., “2Mb, Smart 5 BIOS-Optimized Boot Block Flash Memory,”Flash Memorywww.micron.com, copyright 2000, Micron Technology, Inc., pp. 1-12.
Micron, “16 Mb: x16 SDRAM”Synchronous DRAM, www.micron.com, copyright 1999 Micron Technology, Inc., pp. 1-51.

Affiliated with

Also associated with

Rating

Synchronous flash memory with status burst output does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous flash memory with status burst output, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous flash memory with status burst output will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3236729