Synchronous first-in/first-out block memory for a field...

Details Synchronous first-in/first-out block memory for a field... Synchronous first-in/first-out block memory for a field...

2005-12-27

2005-12-27

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S041000, C365S230030, C365S189011, C365S063000, C365S233100

Reexamination Certificate

active

06980027

ABSTRACT:
The present invention comprises a field programmable gate array that has a plurality of dedicated first-in/first-out memory logic components. The field programmable gate array includes a plurality of synchronous random access memory blocks that are coupled to a plurality of dedicated first-in/first-out memory logic components and a plurality of random access memory clusters that are programmably coupled to the plurality of dedicated first-in/first-out memory logic components and to the plurality of synchronous random access memory blocks.

REFERENCES:
patent: 5286992 (1994-02-01), Ahrens et al.
patent: 5602780 (1997-02-01), Diem et al.
patent: 5744980 (1998-04-01), McGowan et al.
patent: 5804986 (1998-09-01), Jones
patent: 6191996 (2001-02-01), Yamamoto
patent: 6340897 (2002-01-01), Lytle et al.
patent: 6867615 (2005-03-01), Plants et al.
patent: 0 415 542 (1991-03-01), None
patent: 0 415 542 (1991-10-01), None
patent: 0 889 593 (1999-01-01), None
patent: 1 137 188 (2001-09-01), None
L. Ashby, “ASIC Clock Distribution using a Phase Locked Loop (PLL) ”,Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit, pp. 6.1-6.3, Sep. 1991.
“AV9170 Clock Synchronizer and Multiplier”, pp. 1-4, Nov. 8, 1992.
“AV9170 Application Note”, AvaSem, pp. 1-7, Jan. 1993.
U. Ko, “A 30-ps JITTER, 3.6-μs Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays”,IEEE 1993 Custom Integrated Circuits Conference, pp. 23.3.1-23.3.4, Conf. Date: May 9-12, 1993.
A. Efendovich et al., “Multi-Frequency Zero-Jitter Delay-Locked Loop”,IEEE 1993 Custom Integrated Circuits Conference, pp. 27.1.1-27.1.4, Conf. Date: May 9-12, 1993.
R. Quinnell, “Blending gate arrays with dedicated circuits sweetens ASIC development”, EDN, pp. 29-32, Mar. 31, 1994.
J. Chen, “PLL-based clock systems span the system spectrum from green PCs to Alpha”, EDN, pp. 147-148, 150, 152, 154-155, Nov. 9, 1995.
P. Sevalia, “Straightforward techniques cut jitter in PLL-based clock drivers”, EDN, pp. 119-123, 125, Nov. 23, 1995.
D. Bursky, “Memories Hit New Highs And Clocks Run Jitter-Free”, Electronic Design, pp. 79-80, 84-85, 89-93, Feb. 19, 1996.
“3200DX Dual-Port Random Access Memory (RAM)”, Actel Corp. Application Note, pp. 5-67-5-68, Sep. 1997.
“APEX 20K Programmable Logic Device Family Data Sheet”, Altera Corp. Version 5.1, DS-APEX20K-5.1, pp. 1-117, Mar. 2004.
“APEX II Programmable Logic Device Family Data Sheet”, Altera Corp. Version 3.0, DS-APEXII-3.0, pp. 1-99, Aug. 2002.

Affiliated with

Also associated with

Rating

Synchronous first-in/first-out block memory for a field... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous first-in/first-out block memory for a field..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous first-in/first-out block memory for a field... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3518622