Synchronous elastic designs with early evaluation

Details Synchronous elastic designs with early evaluation Synchronous elastic designs with early evaluation

2006-12-06

2010-02-02

Garbowski, Leigh Marie (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07657862

ABSTRACT:
Embodiments of early enabling synchronous elastic designs, devices and methods are presented herein.

REFERENCES:
patent: 6314553 (2001-11-01), Stevens et al.
Jacobson et al., “Synchronous Interlocked Pipelines,” Proc. of the 8thInt'l Symposium on Asynchronous Circuits and Systems, 2002 IEEE, 10 pages.
Krstic et al., “Synchronous Elastic Networks,” Proc. of the Formal Methods in Computer Aided Design, 2006 IEEE, 9 pages.
Ampalam, Manoj , et al., “Counterflow Pipelining: Architectural Support for Preemption in Asynchronous Systems using Anti-Tokens”, ICCAD '06, San Jose, CA,(Nov. 5-9, 2006), 611-618.
Blunno, I. , et al., “Handshake protocols for de-synchronization”, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press,(Apr. 2004), 149-158.
Brej, C. F., et al., “Early Output Logic using Anti-Tokens”, Proc. International Workshop on Logic Synthesis, (May 2003),pp. 302-309.
Carloni, L. P., et al., “Coping with latency in SoC design”, IEEE Micro, Special Issue on Systems on Chip, 22(5), (Oct. 2002), 12 pages.
Carloni, L. , et al., “Theory of latency-insensitive design”, IEEE Transactions on Computer-Aided Design, 20(9), (Sep. 2001),pp. 1059-1076.
Chelcea, Tiberiu , et al., “Robust interfaces for mixed-timing systems with application to latency-insensitive protocols”, Proc. ACM/IEEE Design Automation Conference, (Jun. 2001), 12 pages.
Cortadella, C. , et al., “Self: Specification and design of synchronous elastic architectures for DSM systems”, TAU 2006, (2006), 6 pages.
Hazari, G. T., et al., “A novel technique towards eliminating the global clock in VLSI circuits”, Int. Conf. on VLSI Design, (Jan. 2004), 565-570.
Jacobson, Hans M., et al., “Synchronous interlocked pipelines”, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, (Apr. 2002), pp. 3-12.
Kishinevsky, M. , et al., “Concurrent Hardware: The Theory and Practice of Self-Timed Design”, Concurrent Hardware: The Theory and Practice of Self-Timed Design (Chapter 1), John Wiley & Sons,(1994), pp. 1-42.
Manohar, R. , et al., “Slack elasticity in concurrent computing”, Proc. 4th International Conference on the Mathematics of Program Construction (J. Jeuring, ed.), vol. 1422 of Lecture Notes in Computer Science, (1998), pp. 272-285.
Suhaib, S. , et al., “Presentation and formal verification of a family of protocols for latency insensitive design”, FERMAT Technical Report Feb. 2005, Virginia Tech,(2005), 23 pages.
Svensson, C. , “Synchronous Latency Insensitive Design”, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, (2004), 35 pages.
Varshavsky, V. , et al., “GALA (globally asynchronous—locally arbitrary) design”, Concurrency and Hardware Design , vol. 2549 of Lecture Notes in Computer Science, Springer-Verlag,(2002), pp. 61-107.
Jacobson, “Interlocked Synchronous Pipelines,” PhD dissertation, University of Utah, May 2004, 130 pages.

Affiliated with

Also associated with

Rating

Synchronous elastic designs with early evaluation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous elastic designs with early evaluation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous elastic designs with early evaluation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4208636