Synchronous DRAM with selectable internal prefetch size

Details Synchronous DRAM with selectable internal prefetch size Synchronous DRAM with selectable internal prefetch size

2005-12-27

2005-12-27

Peugh, Brian R. (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S105000, C711S167000, C712S207000

Reexamination Certificate

active

06981100

ABSTRACT:
A synchronous memory device and its method of operation which can be set to operate at a plurality of supported prefetch modes. The prefetch mode may be set by programming a portion of a mode register of the memory device or by setting one or more programmable elements. For read operations, the synchronous memory device internally reads data corresponding to the largest supported prefetch size, and outputs read data corresponding to the current mode. For write operations the synchronous memory accepts write data corresponding to the selected prefetch mode and writes the received data to the array. Data words corresponding to data not received are masked from writing via a write masking circuit.

REFERENCES:
patent: 5577224 (1996-11-01), DeWitt et al.
patent: 5713003 (1998-01-01), DeWitt et al.
patent: 5778436 (1998-07-01), Kedem et al.
patent: 5890211 (1999-03-01), Sokolov et al.
patent: 6035375 (2000-03-01), Yanai et al.
patent: 6314431 (2001-11-01), Gornish
patent: 6606688 (2003-08-01), Koyanagi et al.
patent: 6636945 (2003-10-01), Nakamura
patent: 6728839 (2004-04-01), Marshall
patent: 6895474 (2005-05-01), Ryan et al.
Lee et al., “A New Column Redundancy Scheme for Yield Improvement of High Speed DRAMs with Multiple Bit Pre-fetch Structure”, © 2001 Symposium on VLSI Circuits Digest of Technical Papers, p. 69-70.
Sato, et al., “A 5-GByte/s Data-Transfer Scheme with Bit-to Bit Skew Control for Synchronous DRAM”, © 1999 IEEE, p. 653-660.
Chen, “An Effective Programmable Prefetch Engine for On-Chip Caches”, 1995, IEEE, p. 237-242.
Chiueh, “Sunder: A Programmable Hardware Prefetch Architecture for Numerical Loops”, 1994, IEEE p. 488-497.

Affiliated with

Also associated with

Rating

Synchronous DRAM with selectable internal prefetch size does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous DRAM with selectable internal prefetch size, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous DRAM with selectable internal prefetch size will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3483859