Error detection/correction and fault detection/recovery – Pulse or data error handling – Error detection for synchronization control
Patent
1999-03-03
2000-07-11
Heckler, Thomas M.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error detection for synchronization control
713400, 714775, G06F 1342
Patent
active
060888296
ABSTRACT:
A synchronous data transfer system includes an oscillation circuit and a plurality of nodes connected to the oscillation circuit and each including at least an internal logic circuit. Each of the nodes outputs a phase reference signal indicating phase of the clock signal, data processed by the internal logic circuit provided internally of the node. The system further includes a transfer end signal indicating an end of the data transfer, in synchronism with the clock signal, and a phase reference signal bus connected to each of the plural nodes, a data bus connected to each of the plural nodes for transmitting the data and a transfer end signal bus connected to each of the plural nodes for transmitting the transfer end signal. A sender node of the plural nodes includes sending unit for sending the data to a receiver node of the plural nodes with a delay relative to the phase reference signal which the sender node itself sent onto the phase reference signal bus while sending simultaneously the transfer end signal to the receiver node, whereas the receiver node includes at least a selecting unit for converting the phase reference signal received into phase information to thereby select a clock signal having a predetermined phase with the clock signal received by the receiver node and a receiving unit for receiving the data from the sender node by using the selected clock signal.
REFERENCES:
patent: 4071887 (1978-01-01), Daly et al.
patent: 4885538 (1989-12-01), Hoenniger, III
patent: 5530884 (1996-06-01), Sprague et al.
patent: 5548226 (1996-08-01), Takekuma et al.
patent: 5634070 (1997-05-01), Robinson
patent: 5761533 (1998-06-01), Aldereguia et al.
Takekuma Toshitsugu
Umemura Masaya
Heckler Thomas M.
Hitachi , Ltd.
LandOfFree
Synchronous data transfer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous data transfer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous data transfer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-553328