Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2006-10-03
2006-10-03
Ghayour, Mohammad (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S354000, C716S030000, C327S141000, C713S400000, C713S500000, C713S600000
Reexamination Certificate
active
07116746
ABSTRACT:
A synchronous clock phase control circuit includes a T/8 step phase clock generation unit, a phase selection unit, and four synchronous clock generation units. The T/8 step phase clock generation unit generates eight clocks previously delayed in phase by T/8 from an input clock. The phase selection unit selects four control clocks from the eight clocks generated by the phase clock generation unit based on four phase control signals, respectively. The four synchronous clock generation units synchronize the selected clocks with an externally input trigger signal TR using the input clock as a reference, and output the selected clocks when synchronization is established, respectively.
REFERENCES:
patent: 5682457 (1997-10-01), Woo et al.
patent: 5911064 (1999-06-01), Samsom et al.
patent: 6097224 (2000-08-01), Yokomizo
patent: 6173432 (2001-01-01), Harrison
patent: 61-70831 (1986-04-01), None
patent: 63-7021 (1988-01-01), None
patent: 63-31212 (1988-02-01), None
patent: 4-29409 (1992-01-01), None
patent: 4-167811 (1992-06-01), None
patent: 4-347931 (1992-12-01), None
patent: 4-363914 (1992-12-01), None
patent: 5-29891 (1993-02-01), None
patent: 5-110388 (1993-04-01), None
patent: 6-338130 (1994-12-01), None
patent: 8-154051 (1996-06-01), None
patent: 9-6462 (1997-01-01), None
patent: 10-13219 (1998-01-01), None
patent: 11-346145 (1999-12-01), None
patent: 2000-198235 (2000-07-01), None
patent: 2001-236783 (2001-08-01), None
patent: 2001-308687 (2001-11-01), None
Moon, Y. et al, An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance, Mar. 2000, IEEE Journal of Solid State Circuits, vol. 35, No. 3, pp. 377-384.
Buchanan & Ingersoll & Rooney PC
DSouza Adolf
Ghayour Mohammad
Renesas Technology Corp.
LandOfFree
Synchronous clock phase control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous clock phase control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous clock phase control circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3616056