Pulse or digital communications – Synchronizers
Patent
1996-06-10
1998-06-30
Ghebretinsae, T.
Pulse or digital communications
Synchronizers
370503, 327141, H04L 700
Patent
active
057745072
ABSTRACT:
A synchronous clock controller for a digital exchange accommodates installation of a plurality of office line cards. A priority encoder encodes priority information signals respectively provided from the office line cards, and generates a selection signal indicating one of the office line cards having a highest priority among the office line cards in dependence upon the priority information signals. A clock selector receives office line clock signals respectively provided from the office line cards, and outputs a selected one of the office line clock signals provided from the office line card indicated by the selection signal. A digital phase synchronizing circuit phase synchronizes the selected office line clock signal with an internal reference clock signal, and generates a reference synchronization clock signal and a bit synchronization clock signal in response to the phase synchronizing.
REFERENCES:
patent: 4680779 (1987-07-01), Wakerly
patent: 4961188 (1990-10-01), Cooperman et al.
patent: 5155746 (1992-10-01), Fleischer et al.
patent: 5193089 (1993-03-01), Tsuchida
patent: 5260978 (1993-11-01), Whitehead
patent: 5268931 (1993-12-01), Lau
patent: 5373537 (1994-12-01), Oberhauser et al.
Bushnell Esq. Robert E.
Ghebretinsae T.
Samsung Electronics Co,. Ltd.
LandOfFree
Synchronous clock controller for digital exchange does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous clock controller for digital exchange, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous clock controller for digital exchange will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1868228