Synchronizing method and apparatus

Details Synchronizing method and apparatus Synchronizing method and apparatus

2000-02-04

2004-03-23

Tse, Young T. (Department: 2634)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S373000, C370S516000, C711S149000, C711S209000

Reexamination Certificate

active

06711227

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates to synchronization of an oscillator output to a pulse train and, more particularly, to a method and apparatus for synchronizing an oscillator to a bunched, i.e., pulse-swallowed, or rapidly jittering pulse train.
In communications systems, there are a number of applications in which it is necessary to generate a smooth, i.e., regularly occurring, pulse train from a bunched, i.e., pulse-swallowed, or rapidly jittering pulse train. For example, pulse-swallowed data might result after error correction of a data stream or removal of framing codes. Recovering a low-jitter clock from such pulse-swallowed data can be a challenge, particularly in applications that require the capability of generating a range of clock frequencies. If CMOS technology is used in a communications system, clock recovery is additionally hampered by the high self-noise inherent in CMOS oscillators.
SUMMARY OF THE INVENTION
To synchronize a regularly occurring pulse train to the average of a bunched pulse train, an oscillator generates a plurality of differently phase shifted signals at a given frequency. One of the phase shifted signals is selected as an output signal. The output signal is compared with the bunched pulse train. The selected phase shifted signal is changed responsive to the comparison so the output signal occurs at the average frequency of the bunched pulse train.
According to a feature of the invention, the oscillator is formed as a plurality of differential amplifier stages having equal controllable delays. The stages are connected together to form a ring oscillator. The phase shifted signals are generated by the respective stages such that each stage produces two signals shifted in phase by 180° from each other.
According to another feature of the invention, the output signal is compared with the bunched pulse train in a FIFO. A signal representative of the state of the FIFO is used as an error signal to control the selection of the phase shifted signal to be used as the output signal.
According to another feature of the invention, the phase shifted signal generating oscillator is incorporated into a phase locked loop so it can be synchronized to a single fixed frequency reference. The phase locked loop has a number of counters that can be programmed to change the frequency of the phase shifted signal generating oscillator. As a result, a smooth pulse train can be generated from a pulse-swallowed or rapidly jittering pulse train occurring over a wide range of frequencies.


REFERENCES:
patent: 4941156 (1990-07-01), Stern et al.
patent: 5142555 (1992-08-01), Whiteside
patent: 5410723 (1995-04-01), Schmidt et al.
patent: 5493243 (1996-02-01), Ghoshal
patent: 5602882 (1997-02-01), Co et al.
patent: 5604741 (1997-02-01), Samueli et al.
patent: 5793824 (1998-08-01), Burch et al.
patent: 5844436 (1998-12-01), Altmann
patent: 5956748 (1999-09-01), New
patent: 6081844 (2000-06-01), Nowatzyk et al.
patent: 6118835 (2000-09-01), Barakat et al.
patent: 6226698 (2001-05-01), Yeung et al.
patent: 6278718 (2001-08-01), Eschholz
patent: 6421770 (2002-07-01), Huch et al.
patent: 6463111 (2002-10-01), Upp
D. Chen, “A Power and Area Efficient CMOS Clock/Data Recovery Circuit for High-Speed Serial Interfaces”, IEEE Journal of Solid-State Circuits, vol. 31, No. 8, Aug. 1996, pp. 1170-1176, New York.
D. Chen et al., “A Single-Chip 266Mb/s CMOS Transmitter/Receiver for Serial Data Communications”, Circuits Conference; Digest of Technical Papers; 40thISSCC; IEEE International, 1993, pp. 100-101, 269.
“Hybrid Analog/Digital Clock Recovery for Burst-Mode-Data”, IBM Technical Disclosure Bulletin, US, IBM Corp., New York, vol. 37, No. 4B, Apr. 1994, pp. 407-408.

Affiliated with

Also associated with

Rating

Synchronizing method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronizing method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3194315