Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2008-03-13
2010-06-29
Chu, Gabriel L (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S011000, C714S023000
Reexamination Certificate
active
07747902
ABSTRACT:
A few inexpensive hardware facilities are incorporated in a tightly synchronized cross checked design. These facilities allow initialization software to quickly bring the two processors to the same state by rapid, repeated resets and execution of the initialization software. The resets are done in a way as to be transparent to the rest of the system and to the end user.
REFERENCES:
patent: 4792955 (1988-12-01), Johnson et al.
patent: 5384906 (1995-01-01), Horst
patent: 5428768 (1995-06-01), Sugahara
patent: 5537655 (1996-07-01), Truong
patent: 5758058 (1998-05-01), Milburn
patent: 6393582 (2002-05-01), Klecka et al.
patent: 6711702 (2004-03-01), Oberhauser
patent: 2002/0144177 (2002-10-01), Kondo et al.
patent: 2002/0184576 (2002-12-01), Arndt et al.
patent: 2004/0068727 (2004-04-01), Zilles et al.
patent: 2004/0078650 (2004-04-01), Safford et al.
patent: 2004/0117571 (2004-06-01), Chang et al.
Needham Thomas D.
Tanoue Bryan K.
Turner Jeffrey M.
Chiu Steven
Chu Gabriel L
International Business Machines - Corporation
LandOfFree
Synchronizing cross checked processors during initialization... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronizing cross checked processors during initialization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing cross checked processors during initialization... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4179418