Synchronizing circuit for stably generating an output signal

Details Synchronizing circuit for stably generating an output signal Synchronizing circuit for stably generating an output signal

2004-10-19

2009-06-30

Payne, David C (Department: 2611)

Pulse or digital communications

Synchronizers

Reexamination Certificate

active

07555083

ABSTRACT:
The present invention relates to a synchronizing circuit for stably generating an output signal irrespective of the frequency difference of clocks. According to the present invention, the synchronizing circuit receives an input signal synchronized with a first clock and then stores a state of the input signal so that the input signal is synchronized with a transition of a second clock. then, the synchronizing circuit generates an output signal synchronized with the transition of the second clock. In addition, an input signal synchronized with the first clock becomes synchronized with the second clock having a lower frequency than the first clock.

REFERENCES:
patent: 5867409 (1999-02-01), Nozuyama
patent: 2002/0067785 (2002-06-01), Tanahashi

Affiliated with

Also associated with

Rating

Synchronizing circuit for stably generating an output signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronizing circuit for stably generating an output signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing circuit for stably generating an output signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4100975