Synchronized multi-output digital clock manager

Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C375S373000, C375S371000, C375S375000, C370S517000, C331S078000, C331S016000

Reexamination Certificate

active

09684529

ABSTRACT:
A digital clock manager is provided. The digital clock manager generates an output clock signal that causes a skewed clock signal to be synchronized with a reference clock signal. Furthermore, the digital clock manager generates a frequency adjusted clock signal that is synchronized with the output clock signal during concurrence periods. The digital clock manager includes a delay lock loop and a digital frequency synthesizer. The delay lock loop generates a synchronizing clock signal that is provided to the digital frequency synthesizer. The output clock signal lags the synchronizing clock signal by a DLL output delay. Similarly, the frequency adjusted clock signal lags the synchronizing clock signal by a DFS output delay. By matching the DLL output delay to the DFS output delay, the digital clock manager synchronizes the output clock signal and the frequency adjusted clock signal.

REFERENCES:
patent: 5068628 (1991-11-01), Ghoshal
patent: 5511100 (1996-04-01), Lundberg et al.
patent: 5631920 (1997-05-01), Hardin
patent: 5790612 (1998-08-01), Chengson et al.
patent: 5805003 (1998-09-01), Hsu
patent: 5990714 (1999-11-01), Takahashi
patent: 6014063 (2000-01-01), Liu et al.
patent: 6101197 (2000-08-01), Keeth et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6151356 (2000-11-01), Spagnoletti et al.
patent: 6184753 (2001-02-01), Ishimi et al.
patent: 6188288 (2001-02-01), Ragan et al.
patent: 6194930 (2001-02-01), Matsuzaki et al.
patent: 6289068 (2001-09-01), Hassoun et al.
patent: 6445234 (2002-09-01), Yoon et al.
patent: 6487648 (2002-11-01), Hassoun
patent: 6501309 (2002-12-01), Tomita
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6625242 (2003-09-01), Yoo et al.
patent: 6633288 (2003-10-01), Agarwal et al.
patent: 6775342 (2004-08-01), Young et al.
patent: 2002/0029355 (2002-03-01), Sakamoto et al.
patent: WO 99/67882 (1999-12-01), None
Alex Waizman; A Delay Lin Loop for Frequency Synthesis of De-Skewed Clock; Solid-State Circuit Conference, 1994 IEEE; p. 298-299.
Hiroki Sutoh et al., A Clock Distribution Technique with an Automatic Skew Compensation Circuit, IEICE Transactions on Electronics, Institute of Electronics Information and Commercial Engineering, vol. E81-C., No. 2, Feb. 1, 1998, pp., 277-283, Tokyo, JP.
U.S. Appl. No. 09/684,528, filed Oct. 6, 2000, Percey et al.
U.S. Appl. No. 10/837,059, filed Apr. 30, 2004, Logue et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Synchronized multi-output digital clock manager does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronized multi-output digital clock manager, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronized multi-output digital clock manager will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3777506

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.