Static information storage and retrieval – Read/write circuit – Simultaneous operations
Patent
1999-09-28
2000-10-17
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Simultaneous operations
365220, 365233, 710 52, 710 58, 710 60, 710 61, 713400, 713600, G11C 700
Patent
active
06134155&
ABSTRACT:
A FIFO stack is implemented using a DPRAM. One of the ports of the DPRAM is used to add elements to the FIFO stack, and the other port is used to remove elements from the FIFO stack. The ports operate in separate clock domains. A synchronization circuit coordinates the read and write operations across the clock domains.
REFERENCES:
patent: 4891788 (1990-01-01), Kreifels
patent: 5294983 (1994-03-01), Ersoz et al.
patent: 5426756 (1995-06-01), Shyi et al.
patent: 5544104 (1996-08-01), Chauvel
patent: 5555524 (1996-09-01), Castellano
patent: 5630096 (1997-05-01), Zuravleff et al.
patent: 5644604 (1997-07-01), Larson
patent: 5748551 (1998-05-01), Ryan et al.
patent: 5784582 (1998-07-01), Hughes
patent: 5787457 (1998-07-01), Miller et al.
patent: 5811995 (1998-09-01), Roy et al.
patent: 5835752 (1998-11-01), Chiang et al.
patent: 5852608 (1998-12-01), Osoppenszky et al.
patent: 5857005 (1999-01-01), Buckenmaier
patent: 5884100 (1999-03-01), Normoyle et al.
patent: 5905766 (1999-05-01), Nguyen
patent: 5931926 (1999-08-01), Yeung et al.
patent: 6000037 (1999-12-01), Herbert
patent: 6006340 (1999-12-01), O'Connell
National Semiconductor Corporation
Nguyen Viet Q.
LandOfFree
Synchronized circuit for coordinating address pointers across cl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronized circuit for coordinating address pointers across cl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronized circuit for coordinating address pointers across cl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-475771