Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2011-03-08
2011-03-08
Kim, Matt (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711SE12023, C719S318000
Reexamination Certificate
active
07904685
ABSTRACT:
Various techniques for manipulating data using access states of memory, access control fields of pointers and operations, and exception raising and exception trapping in a multithreaded computer system. In particular, the techniques include synchronization support for a thread blocked in a word, demand evaluation of values, parallel access of multiple threads to a list, synchronized and unsynchronized access to a data buffer, use of forwarding to avoid checking for an end of a buffer, use of sentinel word to detect access past a data structure, concurrent access to a word of memory using different synchronization access modes, and use of trapping to detect access to restricted memory.
REFERENCES:
patent: 4316245 (1982-02-01), Luu et al.
patent: 4321451 (1982-03-01), Inoue
patent: 4395757 (1983-07-01), Bienvenu et al.
patent: 4725946 (1988-02-01), Prange et al.
patent: 4819234 (1989-04-01), Huber
patent: 4860285 (1989-08-01), Miller et al.
patent: 4872167 (1989-10-01), Maezawa et al.
patent: 4887204 (1989-12-01), Johnson et al.
patent: 5125087 (1992-06-01), Randell
patent: 5168554 (1992-12-01), Luke
patent: 5247675 (1993-09-01), Farrell et al.
patent: 5274809 (1993-12-01), Iwasaki et al.
patent: 5285527 (1994-02-01), Crick et al.
patent: 5295451 (1994-03-01), Takenoya
patent: 5301325 (1994-04-01), Benson
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5440708 (1995-08-01), Takagi
patent: 5442789 (1995-08-01), Baker et al.
patent: 5450575 (1995-09-01), Sites
patent: 5504932 (1996-04-01), Vassiliadis et al.
patent: 5515538 (1996-05-01), Kleiman
patent: 5533192 (1996-07-01), Hawley et al.
patent: 5535412 (1996-07-01), Nadehara
patent: 5542058 (1996-07-01), Brown, III et al.
patent: 5546301 (1996-08-01), Agrawal et al.
patent: 5557747 (1996-09-01), Rogers et al.
patent: 5557761 (1996-09-01), Chan
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5564051 (1996-10-01), Halliwell et al.
patent: 5581764 (1996-12-01), Fitzgerald
patent: 5594864 (1997-01-01), Trauben
patent: 5598560 (1997-01-01), Benson
patent: 5600837 (1997-02-01), Artieri
patent: 5606559 (1997-02-01), Badger et al.
patent: 5623621 (1997-04-01), Garde
patent: 5632032 (1997-05-01), Ault et al.
patent: 5652889 (1997-07-01), Sites
patent: 5666523 (1997-09-01), D'Souza
patent: 5712996 (1998-01-01), Schepers
patent: 5754855 (1998-05-01), Miller et al.
patent: 5757678 (1998-05-01), Leeke
patent: 5768591 (1998-06-01), Robinson
patent: 5768592 (1998-06-01), Chang
patent: 5774721 (1998-06-01), Robinson
patent: 5787245 (1998-07-01), You et al.
patent: 5805878 (1998-09-01), Rahman et al.
patent: 5805892 (1998-09-01), Nakajima
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5826265 (1998-10-01), Van Huben et al.
patent: 5828880 (1998-10-01), Hanko
patent: 5832484 (1998-11-01), Sankaran et al.
patent: 5835963 (1998-11-01), Yoshioka et al.
patent: 5860144 (1999-01-01), Frank et al.
patent: 5867643 (1999-02-01), Sutton
patent: 5867734 (1999-02-01), Drews
patent: 5877766 (1999-03-01), Bates et al.
patent: 5881264 (1999-03-01), Kurosawa
patent: 5887166 (1999-03-01), Mallick et al.
patent: 5901315 (1999-05-01), Edwards et al.
patent: 5903730 (1999-05-01), Asai et al.
patent: 5913925 (1999-06-01), Kahle et al.
patent: 5923900 (1999-07-01), Soell et al.
patent: 5926227 (1999-07-01), Schoner et al.
patent: 5931926 (1999-08-01), Yeung et al.
patent: 5953530 (1999-09-01), Rishi et al.
patent: 5960434 (1999-09-01), Schimmel
patent: 5961639 (1999-10-01), Mallick et al.
patent: 5966539 (1999-10-01), Srivastava
patent: 5974483 (1999-10-01), Ray et al.
patent: 5978902 (1999-11-01), Mann
patent: 5983332 (1999-11-01), Watkins
patent: 6002872 (1999-12-01), Alexander, III et al.
patent: 6002879 (1999-12-01), Radigan et al.
patent: 6009269 (1999-12-01), Burrows et al.
patent: 6029005 (2000-02-01), Radigan
patent: 6044419 (2000-03-01), Hayek et al.
patent: 6044434 (2000-03-01), Oliver
patent: 6049671 (2000-04-01), Slivka et al.
patent: 6058493 (2000-05-01), Talley
patent: 6059840 (2000-05-01), Click, Jr.
patent: 6072952 (2000-06-01), Janakiraman
patent: 6075929 (2000-06-01), MacLaren
patent: 6094716 (2000-07-01), Witt
patent: 6101524 (2000-08-01), Choi et al.
patent: 6105110 (2000-08-01), Watkins
patent: 6112293 (2000-08-01), Witt
patent: 6115802 (2000-09-01), Tock et al.
patent: 6128677 (2000-10-01), Miller et al.
patent: 6151658 (2000-11-01), Magro
patent: 6151701 (2000-11-01), Humphreys et al.
patent: 6151704 (2000-11-01), Radigan
patent: 6154796 (2000-11-01), Kuo et al.
patent: 6161160 (2000-12-01), Niu et al.
patent: 6182195 (2001-01-01), Laudon et al.
patent: 6209003 (2001-03-01), Mattis et al.
patent: 6252876 (2001-06-01), Brueckheimer et al.
patent: 6263410 (2001-07-01), Kao et al.
patent: 6314471 (2001-11-01), Alverson et al.
patent: 6341301 (2002-01-01), Hagan
patent: 6473818 (2002-10-01), Niu et al.
patent: 6738894 (2004-05-01), Iwata et al.
patent: 19710252 (1998-02-01), None
patent: 171044 (1986-02-01), None
patent: 0422945 (1991-04-01), None
patent: 0455966 (1991-11-01), None
patent: 0537098 (1993-04-01), None
patent: 0855648 (1998-07-01), None
patent: 0864979 (1998-09-01), None
patent: 2307760 (1997-06-01), None
patent: 02253462 (1990-10-01), None
“Method of Tracing Events in Multi-Threaded OS/2 Applications,” IBM Tech. Disclosure Bulletin, Sep. 1993, pp. 19-22.
Adelberg, Brad et al., “The Strip Rule System for Efficiently Maintaining Derived Data,” Sigmod Record, Association for Computing Machinery, New York, vol. 26, No. 2, Jun. 1, 1997.
Agrawal, Gagan et al., “Interprocedural Data Flow Based Optimizations for Compilation of Irregular Problems,” Annual Workshop on Languages and Compilers for Parallel Computing, 1995.
Agrawal, Hiralal , “Dominators, Super Blocks and Program Coverage,” 21st ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, Portland, Oregon, Jan. 17-21, 1994.
Alverson, Gail et al., “Processor Management in the Tera MTA System,” 1995.
Alverson, Gail et al., “Scheduling on the Tera MTA,” Job Scheduling Strategies for Parallel Processing, 1995.
Alverson, Gail et al., “Tera Hardware-Software Cooperation,” Proceedings of Supercomputing 1997, San Jose, California, Nov. 1997.
Alverson, Robert et al, “The Tera Computer System,” Proceedings of 1990 ACM International Conference on Supercomputing, Jun. 1990.
Anderson, Jennifer, et al., “Continuous Profiling: Where Have All the Cycles Gone?,” Operating Systems Review, ACM Headquarters, New York, vol. 31, No. 5, Dec. 1, 1997.
Bailey, D.H. et al., “The NAS Parallel Benchmarks—Summary and Preliminary Results,” Numerical Aerodynamic Simulation (NAS) Systems Division, NASA Ames Research Center, California, 1991.
Briggs, Preston et al., “Coloring Heuristics for Register Allocation,” Department of Computer Science, Rice University, Houston, Texas, Jun. 1989.
Briggs, Preston et al., “Coloring Register Pairs,” ACM Letters on Programming Languages and Systems, vol. 1, No. 1, Mar. 1992, pp. 3-13.
Briggs, Preston et al., “Effective Partial Redundancy Elimination,” ACM SIGPLAN Notices, Association for Computing Machinery, New York, vol. 29, No. 6, Jun. 1, 1994.
Callahan, David et al., A Future-Based Parallel Language for a General-Purpose Highly-Parallel Computer, Languages and Compilers for Parallel Computing, MIT Press, 1990.
Callahan, David et al., “Improving Register Allocation for Subscripted Variables,” Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, White Plains, New York, Jun. 20-22, 1990.
Callahan, David et al., “Register Allocation via Hierarchical Graph Coloring,” Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, Toronto, Canada, Jun. 26-28, 1991.
Callahan, David, “Recognizing and Parallelizing Bounded Recurrences,” Aug. 1991.
Chaudhuri, Surajit et al., “An Overview of Data Warehousing and OLAP Technology,” Sigmod Recor
Alverson Gail A.
Callahan, II Charles David
Kahan Simon H.
Koblenz Brian D.
Porterfield Allan
Birkhimer Christopher D
Cray Inc.
Kim Matt
Perkins Coie LLP
LandOfFree
Synchronization techniques in a multithreaded environment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronization techniques in a multithreaded environment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization techniques in a multithreaded environment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2744259