Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2001-02-14
2004-07-27
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C370S335000, C375S293000
Reexamination Certificate
active
06769093
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to synchronization of a communications system, and, more specifically, to detecting block boundaries and synchronizing the system based on this information.
2. Related Art
In current satellite broadcast systems compliant with the DVB standard, a standard encoded MPEG frame begins with a known sync byte. This byte is inserted into the frame prior to encoding by the convolutional encoder in the transmitter, and hence is encoded along with the rest of the frame. At the receiver, a decoder decodes the frame, and the receiver synchronizes the system after detecting the presence of the known sync byte.
If the code has low coding gain, as is the case with the first iteration of an inner code in a serially concatenated turbo code, there is a serious risk that the receiver will not be able to detect the presence of the sync byte. Consequently, the receiver will not be able to function since synchronization of the system cannot be achieved.
In the Japanese Digital Satellite standard, a ‘superframe header’ contains several fields that convey system information to the receiver. This header does not perform any synchronization function. Thus, in order for this header to be interpreted, the receiver must already be synchronized and have knowledge of the location of this header. Accordingly, the acquisition process with such systems can be unduly prolonged. In addition, the header consumes system overhead, and thus adversely impacts system throughput.
SUMMARY
A receiver configured for use in a communications system is provided for receiving blocks of data with unencoded sync data at block boundaries. Sync data detection logic detects the presence of the sync data after the blocks have been demodulated by the demodulator, but before the symbols have been decoded. Upon detecting the presence of the sync data, the sync data detection logic determines block boundaries. It may also derive any phase rotation of the symbol constellation and determine whether or not spectrum inversion has occurred. It may then communicate the timing information to the other components of the receiver, which may include the inner and outer encoders, and bit de-interleaver, of a turbo decoder. It may also communicate the phase rotation/inversion information to the demodulator. Through these tasks, the sync data detection logic synchronizes the system.
Various parameters, codes rates and settings may be embedded or implied by the number of symbols between two consecutive instances of the sync data. Examples include the type and code rate of one or more encoders employed at the transmitter, and the number and location of any pilot symbols which may have been inserted into the block at the transmitter. By counting the number of symbols between successive instances of the sync data, the sync data detection logic can derive the parameters, code rates, and settings. The receiver can then configure itself to these parameters, code rates and settings without the need of providing this information through a block header or the like.
Other systems, methods, features and advantages of the invention will be or will become apparent to one with skill in the art upon examination of the following figures and detailed description. It is intended that all such additional systems, methods, features and advantages be included within this description, be within the scope of the invention, and be protected by the accompanying claims.
REFERENCES:
patent: 4649543 (1987-03-01), Levine
patent: 5170413 (1992-12-01), Hess et al.
patent: 5321514 (1994-06-01), Martinez
patent: 5406551 (1995-04-01), Saito et al.
patent: 5423086 (1995-06-01), Cannon et al.
patent: 5710758 (1998-01-01), Soliman et al.
patent: 5966373 (1999-10-01), Stephenson et al.
patent: 6023783 (2000-02-01), Divsalar et al.
patent: 6353900 (2002-03-01), Sindhushayana et al.
patent: 6532253 (2003-03-01), Chen
patent: 6584147 (2003-06-01), Schaumont et al.
patent: 6590872 (2003-07-01), Shiue et al.
Thomas et al., Nonparametric channel identification and multi-channel equalization for narrowband digital communications, MILCOM 97 Proceedings, Nov. 1997, vol.: 3, Page(s): 1082-1086.*
Benedetto, S., et al.,A Soft-Input Soft-Output Maximum A Posteriori(MAP)Module to Decode Parallel and Serial Concatenated Codes; TDA Progress Report, 42-127, Nov. 1996, pp. 1-20.
Benedetto, S. and Montorsi, G.,Iterative decoding of serially concatenated convolutional codes; Electronics Letters, vol. 32, No. 13, Jun. 1996, pp. 1186-1188.
Benedetto, S. and Montorsi, G.,Serial concatenation of block and convolutional codes; Electronics Letters, vol. 32, No. 10, May 1996, pp. 887-888.
Divsalar, D. and Pollara, F.,Serial and Hydrid Concatenated Codes with Applications; Jet Propulsion Laboratory, California Institute of Technology, pp. 1-8.
Divsalar, D. and Pollara, F.,Turbo Trellis Coded Modulation with Iterative Decoding for Mobile Satellite Communications; Jet Propulsion Laboratory, California Institute of Technology, pp. 1-7.
Hoeher, Peter and Lodge, John, “Turbo DPSK”: Iterative Differential PSK Demodulation and Channel Decoding; IEEE Transactions on Communications, vol. 47, No. 6, Jun. 1999, pp. 837-843.
Narayanan, Krishna R. and Stüber, Gordon L.,A Serial Concatenation Approach to Iterative Demodulation and Decoding; IEE Transactions on Communications, vol. 47, No. 7, Jul. 1999, pp. 956-961.
Roberston, P., et al.,A Comparison of Optimal and Sub-Optimal MAP Decoding Algorithms Operating in the Log Domain; IEEE, 1995, pp. 1009-1013.
Viterbi, Andrew J.,An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes; IEEE Journal on Selected Areas in Communications, vol. 16, No. 2, Feb. 1998, pp. 260-264.
Conexant Systems Inc.
De'cady Albert
Gandhi Dipakkumar
Howrey Simon Arnold & White , LLP
LandOfFree
Synchronization of a communications system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronization of a communications system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization of a communications system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3246165