Symmetric parallel multi-processing bus architecture

Electrical computers and digital data processing systems: input/ – Interrupt processing – Handling vector

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

710260, G06F 946

Patent

active

059319372

ABSTRACT:
An apparatus for and method of coupling a number of data processing components onto a bus for communication amongst the components with a symmetric parallel multi-processing bus system architecture. The bus architecture is particularly applicable to micro computer systems for the interconnection of processing units, memories, and peripherals. The function of arbitration is distributed within the users of the bus permitting ease of coupling relatively slow and fast devices to the same bus. Bus access priority may be easily modified either semi-permanently or by way of rotation.

REFERENCES:
patent: 3866181 (1975-02-01), Gayman et al.
patent: 3881174 (1975-04-01), Barnich
patent: 4209838 (1980-06-01), Alcorn, Jr. et al.
patent: 4302808 (1981-11-01), Zanchi et al.
patent: 4332011 (1982-05-01), Epstein et al.
patent: 4417302 (1983-11-01), Chimienti et al.
patent: 4451881 (1984-05-01), Grice et al.
patent: 4504906 (1985-03-01), Itaya et al.
patent: 4564899 (1986-01-01), Holly et al.
patent: 4604500 (1986-08-01), Brown et al.
patent: 4768149 (1988-08-01), Konopik et al.
patent: 5133056 (1992-07-01), Miyamori
patent: 5201051 (1993-04-01), Koide
patent: 5265255 (1993-11-01), Bonevento et al.
patent: 5805841 (1998-11-01), Klein

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Symmetric parallel multi-processing bus architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Symmetric parallel multi-processing bus architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Symmetric parallel multi-processing bus architecture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-845264

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.