Symmetric logic block input/output scheme

Details Symmetric logic block input/output scheme Symmetric logic block input/output scheme

1997-09-30

1999-10-12

Mis, David

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, H03K 19177

Patent

active

059660279

ABSTRACT:
A programmable logic device includes a plurality of clusters of logic elements. Each of the clusters may include a respective programmable interconnect matrix with each of the logic blocks of each cluster being coupled to the respective programmable interconnect matrix of the cluster. Each of the clusters may be symmetrically coupled to a row and a column of a global routing matrix. The row and the column of the global routing matrix may themselves be symmetrical and each row and/or column may be coupled to an input/output cell of the programmable logic device. The global routing matrix may comprise a plurality of programmable interconnections. In a further embodiment, a symmetrical input/output scheme for a programmable logic device may include a first level routing architecture configured to provide limited intercommunication between a first cluster of logic blocks and a second cluster of logic blocks and a second level routing architecture configured to provide intercommunication between logic blocks within the first cluster. The second level routing architecture being symmetrically coupled to the first level routing architecture at two points of the first cluster. The symmetrical input/output scheme may have the second level routing architecture coupled to the first level routing architecture through a programmable interconnect matrix. The first level routing architecture may further comprise a non-segmented routing matrix which may be symmetrical and which may be laid out as a row and column routing matrix.

REFERENCES:
patent: 5818254 (1998-10-01), Agrawal et al.
Xilinx, "XC4000 Series Field Programmable Gate Arrays", Product Specification, Version 1.04, pp. 4-5-4-180, (Sep. 18, 1996).
AMD "The MACH5-256, Fifth Generation MACH.RTM. Architecture", Preliminary, Publication#20796, Rev. C, pp. 1-40 (Issue Date: Jan. 1997).
Altera Corporation, "MAX 9000 Programmable Logic Device Family", Data Sheet, Ver. 4, pp. 157-191, (Jun. 1996).
Altera Corporation, "MAX 9000 Programmable Logic Device Family", Errata Sheet, Ver. 2.1, p. 1, (Nov. 1995).
Altera Corporation, "FLEX 10K Embedded Programmable Logic Family", Data Sheet, Ver. 2, pp. 29-88, (Jun. 1996).
Xilinx, "XC9500 In-System Programmable CPLD Family", Product Information, Version 1.1, pp. 3-1-3-12 (May 1997).

Affiliated with

Also associated with

Rating

Symmetric logic block input/output scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Symmetric logic block input/output scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Symmetric logic block input/output scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-656129