Symbol level error correction codes which protect against...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07093183

ABSTRACT:
Error correction and detection codes are designed with several properties: the ability to perform error correction and detection operations via syndrome generation in multiple cycles of information delivery from a source such as a set of memory chips; a code structure which is cooperatively designed in terms of the bits-per-chip architecture of a set of memory chips so as to provide enhanced robustness in the face of bus line and chip failures; and a structured parity check matrix which provides circuits which are cheaper, take up less room, and are faster than standard designs.

REFERENCES:
patent: 4525838 (1985-06-01), Patel
patent: 5600659 (1997-02-01), Chen
Gui-Liang Feng et al. ‘A new procedure for decoding cyclic and BCH codes up to actual minimum distance,’IEEE Transaction on Information Theory, Sep. 1994, pp. 1364-1374, vol. 40, Issue: 5.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Symbol level error correction codes which protect against... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Symbol level error correction codes which protect against..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Symbol level error correction codes which protect against... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3667833

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.