Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2008-01-01
2008-01-01
Donaghue, Larry D. (Department: 2154)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C712S228000, C712S219000
Reexamination Certificate
active
07316021
ABSTRACT:
A processor includes logic for attaining a very fast exception handling functionality while executing non-threaded programs by invoking a multithreaded-type functionality in response to an exception condition. The processor, while operating in multithreaded conditions or while executing non-threaded programs, progresses through multiple machine states during execution. The very fast exception handling logic includes connection of an exception signal line to thread select logic, causing an exception signal to evoke a switch in thread and machine state. The switch in thread and machine state causes the processor to enter and to exit the exception handler immediately, without waiting to drain the pipeline or queues and without the inherent timing penalty of the operating system's software saving and restoring of registers.
REFERENCES:
patent: 3728692 (1973-04-01), Fennel, Jr.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5361337 (1994-11-01), Okin
patent: 5392411 (1995-02-01), Ozaki
patent: 5404469 (1995-04-01), Chung et al.
patent: 5442756 (1995-08-01), Grochowski et al.
patent: 5452452 (1995-09-01), Gaetner et al.
patent: 5513130 (1996-04-01), Redmond
patent: 5579498 (1996-11-01), Ooi
patent: 5584023 (1996-12-01), Hsu
patent: 5684993 (1997-11-01), Willman
patent: 5692193 (1997-11-01), Jagannathan et al.
patent: 5704054 (1997-12-01), Bhattacharya
patent: 5713038 (1998-01-01), Motomura
patent: 5721868 (1998-02-01), Yung et al.
patent: 5724565 (1998-03-01), Dubey et al.
patent: 5742806 (1998-04-01), Reiner et al.
patent: 5752027 (1998-05-01), Familiar
patent: 5761285 (1998-06-01), Stent
patent: 5761522 (1998-06-01), Hisanaga et al.
patent: 5778247 (1998-07-01), Tremblay
patent: 5809415 (1998-09-01), Rossman
patent: 5828880 (1998-10-01), Hanko
patent: 5860138 (1999-01-01), Engebretsen et al.
patent: 5861761 (1999-01-01), Kean
patent: 5872985 (1999-02-01), Kimura
patent: 5875461 (1999-02-01), Lindholm
patent: 5881277 (1999-03-01), Bondi et al.
patent: 5887166 (1999-03-01), Mallick et al.
patent: 5890008 (1999-03-01), Panwar et al.
patent: 5909695 (1999-06-01), Wong et al.
patent: 5913925 (1999-06-01), Kahle et al.
patent: 5933627 (1999-08-01), Parady
patent: 5953530 (1999-09-01), Rishi et al.
patent: 5960458 (1999-09-01), Kametani
patent: 6038647 (2000-03-01), Shimizu
patent: 6058466 (2000-05-01), Panwar et al.
patent: 6061710 (2000-05-01), Eickemeyer et al.
patent: 6105051 (2000-08-01), Borkenhagen et al.
patent: 6122712 (2000-09-01), Torii
patent: 6148395 (2000-11-01), Dao et al.
patent: 6205519 (2001-03-01), Aglietti et al.
patent: 6298431 (2001-10-01), Gottlieb
patent: 6420903 (2002-07-01), Singh et al.
patent: 6463527 (2002-10-01), Vishkin
patent: 6507862 (2003-01-01), Joy et al.
patent: 6535905 (2003-03-01), Kalafatis et al.
patent: 6694347 (2004-02-01), Joy et al.
patent: 0346003 (1989-12-01), None
patent: WO 99/21082 (1999-04-01), None
Amamiya et al. , Datarol: A Parallel Machine Architecture for Fine-Grain Multithreading, pp. 151-162, May 1998, IEEE.
Braford, PUMP: A New Architecture for Multithreaded Processor, pp. 1-78, Oct. 1996.
Berekovic, M. et al., “An Algorithm-Hardware System Approach to VLIW Multimedia Processors”, Journal of VLSI Signal Processing Systems for Signal, Language, Image and Video Technology, vol. 20, No. 1, pp. 163-179, Oct. 1998.
Byrd, G. T. et al., “Multithreaded Processor Architectures”, IEEE Spectrum, vol. 32, No. 8, pp. 38-46, Aug. 1995.
Fillo, M. et al., “The M-Machine Multicomputer”, IEEE Computer Society Press, vol. SYMP 28, pp. 146-156, Nov. 1995.
Gulati, M. et al., “Performance Study of a Multithreaded Superscalar Microprocessor”, Proceedings of the International Symposium on High-Performance Computer Architecture, 1996.
Klass, F. et al., “A New Family of Semidynamic and Dynamic Flip-Flops with Embedded Logic for High-Performance Processors”, IEEE Journal of Solid-State Circuits, vol. 34, No. 5, pp. 712-716, May 1999.
Tullsen, D.M. et al., “Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreaded Processor”, Computer Architecture News, vol. 24, No. 2, pp. 191-202, May 1996.
Tremblay et al., “A Three Dimensional Register File for Superscalar Processors”, Proceedings of the 28thInternational Conference on Systems Sciences, pp. 181-201, Jan. 1995.
Gruenewald et al., “Towards Extremely Fast Context Switching in a Block-Multithreaded Processor”, IEEE, Proceedings of the 22ndEuromicro Conference Beyond 2000: Hardware and Software Design Strategies, pp. 592-299, 1996.
Hirata et al., “An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads”, ACM and IEEE, Proceedings of the 19thInternational Symposium on Computer Architecture, pp. 136-145, May 1992.
Kavi et al., “A Decoupled Scheduled Dataflow Multithreaded Architecture”, IEEE International Symposium on Parallel Architectures, 1999.
Farrens et al., “Strategies for Achieving Improved Processor Throughput”, ACM Sigarch, Computer Architecture, vol. 19, No. 3, pp. 362-369, May 1991.
Bernard K. Gunther, “Multithreading with Distributed Functional Units”, IEEE Transactions on Computers, vol. 46, No. 4, pp. 399-411, Apr. 1, 1997.
Horel et al., “UltraSPARC-III: Designing Third-Generation 64-Bit Performance”, IEEE Micro, vol. 19, No. 3, pp. 73-85, May-Jun. 1999.
Russell et al., “Shifting Register Windows”, IEEE Micro, vol. 13, No. 4, pp. 28-35, Aug. 1993.
Chamdani Joseph I.
Joy William N.
Lauterbach Gary
Tremblay Marc
Donaghue Larry D.
Dorsey & Whitney LLP
Sun Microsystems Inc.
LandOfFree
Switching method in a multi-threaded processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Switching method in a multi-threaded processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Switching method in a multi-threaded processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2752021