Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2005-02-01
2005-02-01
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S029000, C710S006000, C711S118000
Reexamination Certificate
active
06851000
ABSTRACT:
A method of flow control management of data packets in a switch. The method has the steps of determining each time data is being written to memory in order to calculate a memory used amount; determining each time data is being freed from memory in order to calculate a memory freed amount; and calculating how much total memory is being used using the memory freed amount and the memory used amount. A comparison is made comparing the total memory being used to a first predetermined threshold. When the first predetermined threshold is reached a first threshold command is issued indicating that the first predetermined threshold has been reached.
REFERENCES:
patent: 5390173 (1995-02-01), Spinney et al.
patent: 5414704 (1995-05-01), Spinney
patent: 5423015 (1995-06-01), Chung
patent: 5459717 (1995-10-01), Mullan et al.
patent: 5473607 (1995-12-01), Hausman et al.
patent: 5524254 (1996-06-01), Morgan et al.
patent: 5535197 (1996-07-01), Cotton
patent: 5555398 (1996-09-01), Raman
patent: 5568477 (1996-10-01), Galand et al.
patent: 5644784 (1997-07-01), Peek
patent: 5696899 (1997-12-01), Kalwitz
patent: 5748631 (1998-05-01), Bergantino et al.
patent: 5781549 (1998-07-01), Dai
patent: 5787084 (1998-07-01), Hoang et al.
patent: 5790539 (1998-08-01), Chao et al.
patent: 5802287 (1998-09-01), Rostoker et al.
patent: 5825772 (1998-10-01), Dobbins et al.
patent: 5828653 (1998-10-01), Goss
patent: 5831980 (1998-11-01), Varma et al.
patent: 5845081 (1998-12-01), Rangarajan et al.
patent: 5887187 (1999-03-01), Rostoker et al.
patent: 5892922 (1999-04-01), Lorenz
patent: 5893162 (1999-04-01), Lau et al.
patent: 5909686 (1999-06-01), Muller et al.
patent: 5987507 (1999-11-01), Creedon et al.
patent: 6011795 (2000-01-01), Varghese et al.
patent: 6041053 (2000-03-01), Douceur et al.
patent: 6052751 (2000-04-01), Runaldue et al.
patent: 6061351 (2000-05-01), Erimli et al.
patent: 6084856 (2000-07-01), Simmons et al.
patent: 6119196 (2000-09-01), Muller et al.
patent: 6167054 (2000-12-01), Simmons et al.
patent: 6175902 (2001-01-01), Runaldue et al.
patent: 6178473 (2001-01-01), Bonola
patent: 6185185 (2001-02-01), Bass et al.
patent: 6269413 (2001-07-01), Sherlock
patent: 6535942 (2003-03-01), Karlsson et al.
patent: 0312917 (1989-04-01), None
patent: 0465090 (1992-01-01), None
patent: 0752796 (1997-01-01), None
patent: 0849917 (1998-06-01), None
patent: 0853441 (1998-07-01), None
patent: 0854606 (1998-07-01), None
patent: 0859492 (1998-08-01), None
patent: 0862349 (1998-09-01), None
patent: 0907300 (1999-04-01), None
patent: 2 725 573 (1996-04-01), None
patent: 4-189023 (1992-07-01), None
patent: WO 9809473 (1998-03-01), None
patent: WO 9900938 (1999-01-01), None
patent: WO 9900939 (1999-01-01), None
patent: WO 9900944 (1999-01-01), None
patent: WO 9900945 (1999-01-01), None
patent: WO 9900948 (1999-01-01), None
patent: WO 9900949 (1999-01-01), None
patent: WO 9900950 (1999-01-01), None
patent: WO 0052858 (2000-09-01), None
patent: WO9900936 (2001-06-01), None
“A High-Speed CMOS Circuit for 1.2-Gb/s 16×16 ATM Switching,” Alain Chemarin et al. 8107 IEEE Journal of Solid-State Circuits 27(1992) Jul., No. 7, New York, US, pp. 1116-1120.
“Local Area Network Switch Frame Lookup Technique for Increased Speed and Flexibility,” 700 IBM Technical Disclosure Bulletin 38 Jul. 1995, No. 7, Armonk, NY, US, pp. 221-222.
“Queue Management for Shared Buffer and Shared Multi-buffer ATM Switches,” Yu-Sheng Lin et al., Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C., Mar. 24, 1996, pp. 688-695.
“A 622-Mb/s 8×8 ATM Switch Chip Set with Shared Multibuffer Architecture,” Harufusa Kondoh et al., 8107 IEEE Journal of Solid-State Circuits 28(1993) Jul., No. 7, New York, US, pp. 808-814.
“Catalyst 8500 CSR Architecture,” White Paper XP-002151999, Cisco Systems Inc. 1998, pp. 1-19.
“Computer Networks,” A.S. Tanenbaum, Prentice-Hall Int., USA, XP-002147300(1998), Sec. 5.2-Sec. 5.3, pp. 309-320.
Broadcom Corporation
Huynh Kim
Sanders, Squire & Dempsey LLP
LandOfFree
Switch having flow control management does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Switch having flow control management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Switch having flow control management will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3451584