Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate
2005-04-19
2005-04-19
Zarabian, Amir (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Bump leads
C257S780000, C257S688000
Reexamination Certificate
active
06882049
ABSTRACT:
Dielectric rings to be disposed around contact pads on a surface of a semiconductor device or another substrate and methods of fabricating and disposing the rings on semiconductor devices and other substrates are disclosed. One or more of the rings may be positioned around the contact pads of a semiconductor device or other substrate before or after solder balls are secured to the contact pads. Upon reflowing the solder balls to connect the semiconductor device face-down to a higher level substrate, the rings prevent the reflowed solder from contacting regions of the surface of the semiconductor device that surround the contact pads thereof. The rings may be preformed structures which are attached to a surface of a semiconductor device or other substrate. Alternatively, the rings can be fabricated on the surface of the semiconductor device or other substrate. A stereolithographic method of fabricating the rings is disclosed.
REFERENCES:
patent: 5173220 (1992-12-01), Reiff et al.
patent: 5264061 (1993-11-01), Juskey et al.
patent: 5278442 (1994-01-01), Prinz et al.
patent: 5484314 (1996-01-01), Farnworth
patent: 5545367 (1996-08-01), Bae et al.
patent: 5705117 (1998-01-01), O'Connor et al.
patent: 5864092 (1999-01-01), Gore et al.
patent: 6180504 (2001-01-01), Farnworth et al.
patent: 6181569 (2001-01-01), Chakravorty
patent: 6251488 (2001-06-01), Miller et al.
patent: 6259962 (2001-07-01), Gothait
patent: 6268584 (2001-07-01), Keicher et al.
patent: 6326698 (2001-12-01), Akram
patent: 6391251 (2002-05-01), Keicher et al.
patent: 6461881 (2002-10-01), Farnworth et al.
patent: 6524346 (2003-02-01), Farnworth
patent: 6525408 (2003-02-01), Akram et al.
patent: 6544821 (2003-04-01), Akram
patent: 6569753 (2003-05-01), Akram et al.
patent: 6630365 (2003-10-01), Farnworth et al.
patent: 6649444 (2003-11-01), Earnworth et al.
patent: 20020043711 (2002-04-01), Akram et al.
patent: 20020105074 (2002-08-01), Akram et al.
patent: 20020171177 (2002-11-01), Kritchman et al.
patent: 20030022462 (2003-01-01), Farnworth et al.
patent: 20030043360 (2003-03-01), Farnworth
patent: 20030089999 (2003-05-01), Akram
patent: 20030092220 (2003-05-01), Akram
patent: 20030098499 (2003-05-01), Akram
patent: 20030102566 (2003-06-01), Farnworth
patent: 20030151167 (2003-08-01), Kritchman et al.
patent: 20030170921 (2003-09-01), Akram
patent: 20030203612 (2003-10-01), Akram et al.
patent: 20030207213 (2003-11-01), Farnworth
U.S. Appl. No. 2002/0043711 A1 to Akram et al., dated Apr. 18, 2002.*
U.S. Appl. No. 2002/0105074 A1 to Akram et al., dated Aug. 8, 2002.*
U.S. Appl. No. 2002/0171177 A1 to Kritchman et al., dated Nov. 21, 2002.*
U.S. Appl. No. 2003/0022462 A1 to Farnworth et al., dated Jan. 30, 2003.*
U.S. Appl. No. 2003/0043360 A1 to Farnworth dated Mar. 6, 2003.*
U.S. Appl. No. 2003/0089999 A1 to Akram, dated May 15, 2003.*
U.S. Appl. No. 2003/0092220 A1 to Akram, dated May 15, 2003.*
U.S. Appl. No. 2003/0098499 A1 to Akram et al., dated May 29, 2003.*
U.S. Appl. No. 2003/0102566 A1 to Farnworth, dated Jun. 5, 2003.*
U.S. Appl. No. 2003/0151167 A1 to Kritchman et al., dated Aug. 14, 2003.*
U.S. Appl. No. 2003/0170921 A1 to Akram, dated Sep. 11, 2003.*
U.S. Pat. Appl. Pub No. 2003/0203612 A1 to Akram et al., dated Oct. 30, 2003.
U.S. Pat. Appl. Pub No. 2003/0207213 A1 to Farnworth, dated Nov. 6, 2003.
Miller et al., “Maskless Mesoscale Materials Deposition”, Deposition Technology, Sep. 2001, pp. 20-22.
Miller, “New Laser-Directed Deposition Technology”. Microelectronic Fabrication, Aug. 2001, p. 16.
Webpage, Objet Prototyping the Future, Objet FullCure 700 Series, 1 page.
Webpage, Objet Prototyping the Future, How it Works, 2 pages.
U.S. Appl. No. 09/590, 527, filed Jun. 8, 2003, entitled “Structures for Stabilizing Semiconductor Devices Relative to Text Substrates and Methods for Fabricating the Stabilizers”, inventor Salman Akram.
U.S. Appl. No. 09/590,621, filed Jun. 8, 200, entitled “Sterolithographic Method and Apparatus for Fabricating Stabilizers for Flip-Chip Type Semiconductor Devices and Resulting Structures”, inventor Akram et al.
U.S. Appl. No. 09,590,646, filed Jun. 8, 2000, entitled “reinforced, Self-Aligning Conductive Structures for Semiconductor DeviceComponents and Methods for Fabricating Same”, inventor Williams et al.
U.S. Appl. No. 10/201,208, filed Jul. 22, 2002, entitled “Thick Solder Mask for Confining Encapsulant Material Over Selected Locations of a Substrate, Assemblies including the Solder Mask, and Methods”, inventor Grigg et al.
U.S. Appl. No. 10/672,098, filed Sep. 26, 2003, entitled “Apparatus and Methods for Use in Stereolithographic Processing of Components and Assemblies”, inventor Warren M. Farnworth.
U.S. appl. No. 10/688,354, filed Oct. 17, 2003, entitled “Thick Solder Mask for Confining Encapsulant Material Over Selected Locations of a Substrate and Assemblies Including the Solder Mask”, inventor Grigg et al.
Micro)n Technology, Inc.
Rose Kiesha
TraskBritt PC
Zarabian Amir
LandOfFree
Support ring for use with a contact pad and semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Support ring for use with a contact pad and semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Support ring for use with a contact pad and semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3437998