Supply and interface configurable input/output buffer

Electronic digital logic circuitry – Interface – Current driving

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Other Related Categories

326 50, 326 58, 326 81, H03K 190948, H03K 190185

Type

Patent

Status

active

Patent number

056126379

Description

ABSTRACT:
An input/output buffer including a bidirectional node, an output stage, an input stage, and a control circuit. The output stage has a first n-channel transistor coupled between the bidirectional node and a voltage supply node for pulling-up the bidirectional node, and first and second p-channel transistors coupled between the bidirectional node and the voltage supply node for pulling-up the bidirectional node. The input stage has a first inverter stage coupled between the bidirectional node and a first intermediate node and a second inverter stage coupled between the bidirectional node and a second intermediate node. The input stage also has a second n-channel transistor coupled between the first intermediate node and a ground node and a third n-channel transistor coupled between the second intermediate node and the ground node. The control circuit is coupled to the output stage and to the input stage and enables the output stage when in an output mode and disables the output stage when in an input mode. The control circuit has a first mode which disables the first and second p-channel transistors and enables the first n-channel transistor for operation with a first voltage supply level present at the voltage supply node and which the enables the second inverter stage and which turns the third n-channel transistor off.

REFERENCES:
patent: 4472647 (1984-09-01), Allgood et al.
patent: 5189319 (1993-02-01), Fung et al.
patent: 5204953 (1993-04-01), Dixit
patent: 5220209 (1993-06-01), Seymour
patent: 5254888 (1993-10-01), Lee et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5300835 (1994-04-01), Assar et al.
patent: 5332932 (1994-07-01), Runaldue
patent: 5341045 (1994-08-01), Almulla
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5408626 (1995-04-01), Dixit
Serra, Micaela & Dervisoglu, Bulent I, "Testing", Chapter 79, The Electrical Engineering Hanbook, Richard C. Dorf, Editor-in-Chief, pp. 1808-1837, CRC Press.
L-T Wang et al., "Feedback Shift Registers For Self-Testing Circuits", VLSI Systems Design, Dec. 1986.
Masakazu Shoji, "CMOS Dynamic Gates", Chapter 5, AT&T CMOS Digital Circuit Technology, Prentice Hall, 1988, pp. 210-257.
Guthrie, Charles, "Power-On Sequencing For Liquid Crystal Displays; Why, When, And How", Sharp Application Notes, Sharp Corporation, 1994, pp. 2-1 thru 2-9.
Bernd Moeschen, "NS32SP160--Feature Communication Controller Architecture Specification", National Semiconductor, Rev. 1.0, May 13, 1993.
Agarwal, Rakesh K., 80.times.86 Architecture and Programming, vol. II: Architecture Reference, Chapter 4, Prentice Hall, 1991, pp. 542-543.
Intel486 Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1993.
"8237A High Performance Programmable DMA Controller (8237A, 8237A-4, 8237A-5)", Peripheral Components, Intel, 1992, pp. 3-14 thru 3-50.
Kane, Gerry, "R2000 Processor Programming Model", Chapter 2, MIPS RISC Architecture, MIPS Computer Systems, Inc.
Hennessy, John, et al., "Interpreting Memory Addresses", Computer Architecture A Quantitative Approach, pp. 95-97, Morgan Kaufmann Publishers, Inc. 1990.
PowerPC601 Reference Manual, Motorola, 1994, Chapter 9, "System Interface Operation", pp. 9-15 thru 9-17.
Intel Corp. Microsoft Corp., Advanced Power Management(APM) BIOS Interface Specification, Revision 1.1, Sep. 1993.
Intel Corporation, i486 Micro Processor Hardware Reference Manual, Processor Bus, pp. 3-28 thru 3-32.
IBM Technical Disclosure Bulletin, vol. 36, # 6B, 1 Jun. 1993, pp. 183-185 "New PMOS Pull-Up Circuit For Dual-Power Supply".

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Supply and interface configurable input/output buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Supply and interface configurable input/output buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Supply and interface configurable input/output buffer will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1708562

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.