Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1995-08-31
1998-05-12
Donaghue, Larry D.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395395, 395383, 711204, 711213, G06F 1212, G06F 1210
Patent
active
057520690
ABSTRACT:
A superscalar microprocessor employing a way prediction structure is provided. The way prediction structure predicts a way of an associative cache in which an access will hit, and causes the data bytes from the predicted way to be conveyed as the output of the cache. The typical tag comparisons to the request address are bypassed for data byte selection, causing the access time of the associative cache to be substantially the access time of the direct-mapped way prediction array within the way prediction structure. Also included in the way prediction structure is a way prediction control unit configured to update the way prediction array when an incorrect way prediction is detected. The clock cycle of the superscalar microprocessor including the way prediction structure with its caches may be increased if the cache access time is limiting the clock cycle. Additionally, the associative cache may be retained in the high frequency superscalar microprocessor (which might otherwise employ a direct-mapped cache for access time reasons). Single clock cycle cache access to an associative data cache is maintained for high frequency operation.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4912626 (1990-03-01), Fiacconi
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5148538 (1992-09-01), Celtrada et al.
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5235697 (1993-08-01), Steely, Jr. et al.
patent: 5418922 (1995-05-01), Liu
patent: 5509119 (1996-04-01), La Fetra
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5559975 (1996-09-01), Christie et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," Byte, Jan. 1996, 4 pages.
Pickett James K.
Roberts James S.
Advanced Micro Devices , Inc.
Donaghue Larry D.
Kivlin B. Noel
LandOfFree
Superscalar microprocessor employing away prediction structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Superscalar microprocessor employing away prediction structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar microprocessor employing away prediction structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-994997