Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Patent
1999-06-17
2000-09-19
Eng, David Y.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
G06F 1342
Patent
active
061226815
ABSTRACT:
A system and method of by pipelining the flow of data in a bus mastered network controller. The concept of successful completion on copy is used. The bus mastering network controller indicates to the CPU that a frame has been successfully transmitted as soon as the data from main memory is copied across system bus to buffer memory in the controller. The driver layer of the network operating system upon receiving the successful completion on copy signal from bus mastering network controller 16 releases its own transmit frame descriptors and buffers associated with the copied frame which enables the lower protocol layer to initiate a new frame transmission while the previous one is still being transmitted. The CPU and bus mastering network controller do not contend for system bus during the setup of the new frame since bus mastering network controller continues transmission from buffer memory. The bus mastering network controller does not wait for a complete indication to transfer the next frame to buffer memory. Rather the next frame is transferred to buffer memory as the previous frame is being transferred to serial side of the controller. This keeps serial side always busy and the data throughput is only limited by the bandwidth capability of the physical link.
REFERENCES:
patent: 4264954 (1981-04-01), Briggs et al.
patent: 4493021 (1985-01-01), Agrawal et al.
patent: 5175732 (1992-12-01), Hendel et al.
patent: 5179661 (1993-01-01), Copeland, III et al.
patent: 5307459 (1994-04-01), Petersen et al.
patent: 5459723 (1995-10-01), Thor
patent: 5485584 (1996-01-01), Hausman et al.
patent: 5563885 (1996-10-01), Witchey
Aditya Vikas
Iyer Prakash
Eng David Y.
Intel Corporation
LandOfFree
Super pipelined architecture for transmit flow in a network cont does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Super pipelined architecture for transmit flow in a network cont, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Super pipelined architecture for transmit flow in a network cont will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1083758