Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-09-12
2002-12-17
Quach, T. N. (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S597000, C438S637000
Reexamination Certificate
active
06495454
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to integrated circuit manufacturing, and more particularly to interconnection structures that include the substrate of an integrated circuit and methods for making the same.
2. Background
Advances in semiconductor process technology and digital system architecture have led to integrated circuits having increased operating frequencies. Higher operating frequencies typically result in undesirable increases in power consumption. Power consumption is a significant problem for integrated circuits (ICs) generally, and particularly for large scale, complex, high speed products such as processors and microprocessors.
Nonetheless, the trend of integrating more functions on a single chip, while operating at ever higher frequencies goes on unabated.
One well-known way to reduce power consumption is by reducing the power supply voltage used by integrated circuits. Unfortunately, reduced operating voltages result in design constraints with respect to noise margin, and require greater care, and typically more area, in the layout of power distribution lines. More area is typically required for widening of the power distribution lines in order to reduce resistance and thus reduce undesirable voltage drops.
What is needed is an interconnect structure for integrated circuits that reduces the noise margin and voltage drop constraints commonly found in integrated circuits having low power supply voltages. What is further needed is a method of manufacturing such a structure.
SUMMARY OF THE INVENTION
Briefly, a backside interconnect structure is used to deliver power through the substrate to the front side of an integrated circuit.
In a specific embodiment of the present invention, power planes are formed on the back side of a substrate, and a series of deep vias through the substrate are used to couple the power planes to front side metal lines, and to well taps.
REFERENCES:
patent: 4505799 (1985-03-01), Baxter
patent: 5352998 (1994-10-01), Tanino
patent: 5401689 (1995-03-01), Frei et al.
patent: 5565697 (1996-10-01), Asakawa et al.
patent: 5726485 (1998-03-01), Grass
patent: 5770487 (1998-06-01), Maas et al.
patent: 5825080 (1998-10-01), Imaoka et al.
patent: 5879956 (1999-03-01), Seon et al.
patent: 5942784 (1999-08-01), Harima et al.
patent: 6107109 (2000-08-01), Akram et al.
Livengood Richard H.
Rao Valuri R. M.
Winer Paul
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Quach T. N.
LandOfFree
Substrate interconnect for power distribution on integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Substrate interconnect for power distribution on integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate interconnect for power distribution on integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2932472